1 / 24

TELECOMMUNICATIONS

TELECOMMUNICATIONS. Dr. Hugh Blanton ENTC 4307/ENTC 5307. The phase lock loop (PLL) is a frequency selective feedback system which can synchronize with a selected input signal and track the frequency changes associated with it. The basic PLL system is comprised of three essential blocks:

monty
Download Presentation

TELECOMMUNICATIONS

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307

  2. The phase lock loop (PLL) is a frequency selective feedback system which can synchronize with a selected input signal and track the frequency changes associated with it. Dr. Blanton - ENTC 4307 - More PLL 2

  3. The basic PLL system is comprised of three essential blocks: • A phase detector, • A loop filter, and • A voltage-controlled oscillator (VCO). Dr. Blanton - ENTC 4307 - More PLL 3

  4. Phase Detector • The phase detector compares the phase of the periodic input signal Vs(t) with the output frequency of VCO and generate an error voltage Vd(t). • The error voltage is then filtered by the loop filter and is applied to the VCO in the form of the voltage Ve(t) to control the frequency of oscillation. Dr. Blanton - ENTC 4307 - More PLL 4

  5. When the PLL is locked on the input signal (normal PLL operation), the VCO frequency is identical to the input frequency fs, except for finite phase difference, qo. • This net phase difference of phase error, qo, is necessary to generate the corrective error voltage, Ve(t), to shift the VCO frequency to higher frequencies if fs starts to increase, or to lower frequencies if fs starts to decrease in order to maintain lock. Dr. Blanton - ENTC 4307 - More PLL 5

  6. The figure shows the case when the input frequency is equal to wo (the so called free-running frequency) and increases to 2wo. Dr. Blanton - ENTC 4307 - More PLL 6

  7. The self-correcting ability of the system allows the PLL to track the frequency changes of an input signal, once it is locked. • The range of frequencies over which the PLL can maintain lock with the input is defined as the lock range. • The lock range cannot exceed the range of control of the VCO. Dr. Blanton - ENTC 4307 - More PLL 7

  8. Lock does not exist all the time. • With no input signal applied to the PLL, the filtered error voltage Ve(t) in the feedback loop is equal to zero. • Thus, the PLL operates at the free-running frequency: Dr. Blanton - ENTC 4307 - More PLL 8

  9. If a periodic input signal Vs(t) is applied to the PLL such that ws is sufficiently close to wo, the feedback nature of the PLL causes an error voltage Ve(t) to be generated. • The forces the VCO to synchronize with the input frequency, and the PLL will be locked. Dr. Blanton - ENTC 4307 - More PLL 9

  10. The range of frequencies over which the PLL can acquire lock with the incoming signal is called the capture range or (acquisition range). • The capture range is always smaller than the lock range. Dr. Blanton - ENTC 4307 - More PLL 10

  11. When the PLL is locked, the VCO output provides a periodic waveform which is at the same exact frequency as the input signal, except for a finite difference qo, which is the phase difference necessary to generate Ve to keep the PLL in lock. Dr. Blanton - ENTC 4307 - More PLL 11

  12. If the input signal includes many frequency components and noise and other disturbances, the PLL will be locked on one component (closest to wo). • The frequency output of PLL will regenerate this particular component eliminating the other undesired frequencies. Dr. Blanton - ENTC 4307 - More PLL 12

  13. Assume that the PLL is opened between the loop filter output and the VCO control input. • This would cause the error voltage to be artificially reduced to zero, and the VCO will continue to oscillate at the free-running frequency, fo. Dr. Blanton - ENTC 4307 - More PLL 13

  14. Let the input signal of fs (fs > fo, yet close to fo) be applied. • Since the phase detector normally functions as a mixer, the output of the phase detector will be two frequency components, • a sum frequency (fsum = fo + fs) and • a difference frequency (Df = fo – fs). • Any mixer can be used as a phase detector. Dr. Blanton - ENTC 4307 - More PLL 14

  15. The loop filter is a narrow-band low pass filter that filters fsum leaving the difference frequency (Df = fo – fs). • If fs is close to fo, the difference frequency will appear at the output of the loop filters as a sinusoidal beat note. Dr. Blanton - ENTC 4307 - More PLL 15

  16. If the loop is closed, the VCO frequency will be modulated by the beat note. • Df becomes a function of time. Dr. Blanton - ENTC 4307 - More PLL 16

  17. The portion of the beat note that modulates the VCO closer to the input signal appears more rounded, and the portion that modulates the VCO away from the input signal appears more peaked. • Because of the asymmetry, the beat note contains a finite DC voltage which steadily pushes the VCO frequency toward the input signal. Dr. Blanton - ENTC 4307 - More PLL 17

  18. As the VCO drifts toward fs, the beat note frequency rapidly decreases, the asymmetry increases, and the transient rapidly converges to a steady-state DC value, corresponding to the lock condition where the VCO frequency is exactly equal to fs. Dr. Blanton - ENTC 4307 - More PLL 18

  19. Once the system is locked, the difference Df is identically equal to zero, and only a DC voltage generated by the phase difference between the VCO output and the input signal, remains at the loop filter output. • It is assumed that the detector characteristic has a gain of Kd(V/rad), and the filter has unity gain at DC. Dr. Blanton - ENTC 4307 - More PLL 19

  20. The total time taken by the PLL to establish lock is called pull-in time. Dr. Blanton - ENTC 4307 - More PLL 20

  21. Dr. Blanton - ENTC 4307 - More PLL 21

  22. Dr. Blanton - ENTC 4307 - More PLL 22

  23. Dr. Blanton - ENTC 4307 - More PLL 23

  24. Dr. Blanton - ENTC 4307 - More PLL 24

More Related