1 / 13

EuCard WP10.6 – LLRF at FLASH

EuCard WP10.6 – LLRF at FLASH. Development of Fast ADC Card for the LLRF System Samer Bou Habib. Agenda. Main goal and applications Function in LLRF Hardware System concept Measurement Result Future plans. Main goal and Applications. Fast ADC testing for LLRF

morwen
Download Presentation

EuCard WP10.6 – LLRF at FLASH

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. EuCard WP10.6 – LLRF at FLASH Development of FastADC Cardfor the LLRF System SamerBouHabib

  2. Agenda • Maingoal and applications • Functionin LLRF • Hardware • System concept • MeasurementResult • Futureplans

  3. Maingoal and Applications • Fast ADC testingfor LLRF • Applications • DirectSampling (IQ detection) • Digital phasedetection • Amplitudedetection

  4. LLRF at FLASH

  5. LLRF system withDWCs 8 x cavity Master Oscillator klystron RF powertransmition A & F to LO PS Timing 8x transmitted Vector modulator 8x forward and reflectedpower DAC DSP/FPGA 8 x 8 x DAC Digital/analog feedbackcontroller LO LO LO LO LO LO LO LO LO LO LO LO ADC ADC ADC ADC ADC ADC ADC ADC ADC ADC ADC ADC Down-converters 8 x

  6. LLRF system with Fast ADCs Master Oscillator 8 x cavity klystron RF powertransmition A & F ADC ADC ADC PS 8 x 8 x 8 x Timing ADC ADC ADC 8x transmitted Vector modulator 8x forward and reflectedpower DAC DSP/FPGA DAC Digital/analog feedbackcontroller

  7. Benefits • ReplacingDWCs and data-analyzingboardswith single design • Lower cost • RemovingproblemswithDWCs (non-linearities and drifts) • Eliminatingcomplex LO generation

  8. Hardware • Actual • 2 x ATCA board • 12-bit 500 MSPS 2.3 GHz BW • 14-bit 400 MSPS 1.4 GHz BW • Future • uTCAVersion • Amplitudedetector for ADCM • Opticalsignalsphase measurement

  9. System Concept for Actual Hardware Processordaughterboard Diagnostics ExternalInterfaces FPGA (IQ detection, Pre-processing) USER Trigger 8 x ADC Dopasowanie ADC Dopasowanie ADC ATCA Dopasowanie ADC Dopasowanie ADC Dopasowanie ADC Dopasowanie ADC 1.3 GHzSignal Dopasowanie ADC Matching Pamiec SRAM Pamiec SRAM Pamiec SRAM SRAM Clocksynthesis and distribution Referenceclock

  10. PCB

  11. MeasurementResult • Amplitudestability~2e-4 RF input To PC CLK reference • IQdetection

  12. FuturePlans • Finishtests for the ATCA boards • Test performance and effect on FLASH • Prepareboards for thenewstandards (uTCA) / futureapplications

  13. Thankyou for yourattention S.BouHabib@stud.elka.pw.edu.pl

More Related