300 likes | 442 Views
PERFORMANCE OPTIMIZATION OF SINGLE-PHASE LEVEL-SENSITIVE CIRCUITS. BARIS TASKIN AND IVAN S. KOURTEV. UNIVERSITY OF PITTSBURGH DEPARTMENT OF ELECTRICAL ENGINEERING. Outline. Introduction Timing Constraints LP Model Formulation Experimental Results Conclusions.
E N D
PERFORMANCE OPTIMIZATION OF SINGLE-PHASE LEVEL-SENSITIVE CIRCUITS BARIS TASKIN AND IVAN S. KOURTEV UNIVERSITY OF PITTSBURGH DEPARTMENTOF ELECTRICAL ENGINEERING
Outline • Introduction • Timing Constraints • LP Model Formulation • Experimental Results • Conclusions
Introduction • Large-scale SOC • Time borrowing (cycle stealing) • Clock skew scheduling • Clock/Timing schedule • Minimum clock period
Background • Local data path • Graph
Latch Operation Positive level-sensitive
Time Borrowing Higher Operating Frequency! Flip-Flop based Latch based
Clock Skew Tskew(i,f) = ti - tf Clock signal delay at the initial register Clock signal delay at the final register
Clock Skew Scheduling Higher Operating Frequency! Zero clock skew Non-zero clock skew
Optimization Problem Time borrowing + Clock skew scheduling • Latch-based • Non-zero clock skew • Flip-flop-based • Zero clock skew
Outline • Introduction • Timing Constraints • LP Model Formulation • Experimental Results • Conclusions
Constraints Constant or Variable?
af Af Latching Constraints
Propagation Constraints Min! Max!
Outline • Introduction • Timing Constraints • LP Model Formulation • Experimental Results • Conclusions
M MBM Method Example +1000c C1a: ca C1b: cb b c c a NON-LINEAR LINEAR
LP Model Formulation [Synchronization Constraint-I]
Implementation and Model Highlights • C++ implementation • Off-shelf optimizer (CPLEX) • Provide stand-alone model • Robust, fast • Sensitivity analysis
Outline • Introduction • Timing Constraints • LP Model Formulation • Experimental Results • Conclusions
Timing Analysis OUTPUT INPUT
Additional Constraints Clock signal delays at R1 and R4 Clock Pin Circuit C tR1 = tR4 = c c:constant R2 R5 R1 R3 ... R4
Outline • Introduction • Timing Constraints • LP Model Formulation • Experimental Results • Conclusions
Conclusions • Increased performance • Time borrowing • Clock skew scheduling • Complete framework for timing analysis • Multi-phase synchronization
PERFORMANCE OPTIMIZATION OF SINGLE-PHASE LEVEL-SENSITIVE CIRCUITS QUESTIONS BARIS TASKIN AND IVAN S. KOURTEV UNIVERSITY OF PITTSBURGH DEPARTMENTOF ELECTRICAL ENGINEERING