1 / 19

CSE 140 Lecture 12 Standard Combinational Modules

CSE 140 Lecture 12 Standard Combinational Modules. Professor CK Cheng CSE Dept. UC San Diego. Part III - Standard Combinational Modules (Chapter 5). Signal Transport Decoder: Decode address Encoder: Encode address Multiplexer (Mux): Select data by address

nhicks
Download Presentation

CSE 140 Lecture 12 Standard Combinational Modules

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CSE 140 Lecture 12Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego

  2. Part III - Standard Combinational Modules (Chapter 5) • Signal Transport • Decoder: Decode address • Encoder: Encode address • Multiplexer (Mux): Select data by address • Demultiplexier (DeMux): Direct data by address • Shifter: Shift bit location • Data Operator • Adder: Add two binary numbers • Multiplier: Multiply two binary numbers

  3. Interconnect: Decoder, Encoder, Mux, DeMux Processors Arbiter P1 Data 1 Memory Bank Mux Address 1 Data P2 Demux n-m Address 2 Mux Address m n 2m Address k Decoder Data k Pk

  4. 1. Decoder • Definition • Logic Diagram • Application (Universal Set) • Tree of Decoders

  5. iClicker: Decoder Definition • A device that decodes • An electronic device that converts signals from one form to another • A machine that converts a coded text into ordinary language • A device or program that translates encoded data into its original format • All of the above

  6. Decoder Definition: A digital module that converts a binary address to the assertion of the addressed device EN (enable) y0 y1 y7 0 1 2 3 4 5 6 7 I0 0 . . 1 I1 I2 2 n to 2n decoderfunction: 2n outputs 23= 8 n inputs n= 3 yi = 1 if En= 1 & (I2, I1, I0 ) = i yi= 0 otherwise

  7. 1. Decoder: Definition • N inputs, 2N outputs • One-hot outputs: only one output HIGH at once EN EN= 1

  8. Decoder: Logic Diagram En yi = mi En I0’ I1’ y0 I2’ y0= 1 if (I2, I1, I0 )=(0,0,0) & En= 1 I0’ I1’ y1 I2 . . I0 I1 y7 I2 y7= 1 if (I2, I1, I0 )=(1,1,1) & En= 1

  9. En y0 y1 . . y7 0 1 2 3 4 5 6 7 c I0 I1 b a I2 Decoder Application: universal set {Decoder, OR} Implement functions f1(a,b,c) = Sm(1,2,4) Example: f2(a,b,c) = Sm(2,3), and f3(a,b,c) = Sm(0,5,6) with a 3-input decoder and OR gates. y1 y2 y4 f1 y2 y3 f2 y0 y5 y6 f3

  10. Decoders • OR minterms En

  11. Tree of Decoders Implement a 4-24 decoder with 3-23 decoders. y0 y1 y7 0 1 2 3 4 5 6 7 d I0 c I1 b I2 y8 y9 y15 0 1 2 3 4 5 6 7 I0 I1 I2 a

  12. Tree of Decoders Implement a 6-26 decoder with 3-23 decoders. En En y0 D0 I2, I1, I0 y7 y8 I5, I4, I3 D1 I2, I1, I0 y15 … … y56 D7 I2, I1, I0 y63

  13. 2. Encoder • Definition • Logic Diagram • Priority Encoder

  14. iClicker: Definition of Encoder • Any program, circuit or algorithm which encodes • In digital audio technology, an encoder is a program that converts an audio WAV file into an MP3 file • A device that convert a message from plain text into code • A circuit that is used to convert between digital video and analog video • All of the above

  15. Encoder Definition: A digital module that converts the assertion of a device to the binary address of the device. En I2n-1…I0 yn-1 …y0 A Encoder Description: En At most one Ii = 1. (yn-1,.., y0 ) = i if Ii = 1 & En = 1 (yn-1,.., y0 ) = 0 otherwise. A = 1 if En = 1 and one i s.t. Ii = 1 A = 0 otherwise. I0 0 1 2 3 4 5 6 7 y0 0 1 2 y1 y2 I7 3 outputs A 8 inputs

  16. Encoder: Logic Diagram En y0 I1 I3 I5 I7 En y1 I2 I3 I6 I7

  17. Encoder: Logic Diagram En y2 I4 I5 I6 I7 En A I0 I1 . . I6 I7

  18. Priority Encoder: Definition Description: Input (I2n-1,…, I0), Output (yn-1 ,…,,y0) (yn-1 ,…,,y0) = i if Ii = 1 & En = 1 & Ik = 0 for all k > i (high bit priority) or for all k< i (low bit priority). Eo = 1 if En = 1 & Ii = 0 for all i, Gs = 1 if En = 1 & i s.t. Ii = 1. En E (Gs is like A, and Eo tells us if enable is true or not). I0 0 1 2 3 4 5 6 7 y0 0 1 2 y1 y2 I7 Eo Gs

  19. Priority Encoder: Implement a 32-input priority encoder w/ 8 input priority encoders (high bit priority). En I31-24 y32, y31, y30 Gs Eo I25-16 y22, y21, y20 Gs Eo I15-8 y12, y11, y10 Gs Eo I7-0 y02, y01, y00 Gs Eo

More Related