1 / 6

MCB design flaw

MCB design flaw. Email(s) from Peter Moore

nigel-west
Download Presentation

MCB design flaw

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. MCB design flaw • Email(s) from Peter Moore • 5/23/2006: “I've discovered a small design error on the MCB .. Namely that the two front panel connectors labeled IN and OUT (which are to transport the system clock and synchronization flag between DHE boxes) uses a 'standard' firewire connector. Unfortunately the 'standard' firewire cable is crossed. This means that plugging in a COTS cable results in the sysclk appearing on the receiver sync flag jumper and the transmitted sync appearing on the receiver sysclk jumper :-) Temporary fix for this is to use wire to connect a slave MCB to the respective signals from the jumper positions. This is not ideal since it is more succeptable to interference and will indeed emit more interference. The alternative is to cutom build cables using COTS connectors - This would be the prefered way.“ • 6/8/2006:“Okay .. if we decide to build cables then I'll send a cable list. Otherwise the correction (for a possible future cut) would be the following: U35 Pin 3 => JP2 pin 1 (currently wired to JP3 pin 3) U35 Pin 4 => JP3 pin 3 (currently wired to JP2 pin 1) Move signal labels (ext_syn, ext_syncin, ext_clk, ext_clkin) accordingly.”

  2. UIUC wiring, Fall 2008 • We applied the “temporary fix” suggestion • Wirewrap wireJP2-1 to JP2-3JP2-1 to JP3-3and remove R175

  3. Remove jumperif present (JP3-1 to JP3-2) Add two wiresJP2-1 to JP3-2JP2-2 to JP3-3 Note: access toJP2 may requireremoval of the Systran/Slink Mezzanine card

  4. RemoveR175

  5. Forgiveness • Email from Peter, • 12/4/2008:“The wire wrap solution will work fine .. We've implemented on some of the other crates without any appreciable difference in performance.” • Questions? • Mike Haneym-haney@illinois.edu217-244-6425

More Related