80 likes | 439 Views
ARM, SPARC, x86 ARM (Advanced RISC machine) Load/store architecture 65 instructions (all fixed length – one word each = 32 bits) 16 registers Comparison and contrast of ARM, SPARC, and Intel x86 Similarities: 8-bit bytes (allows representation of ASCII-encoded character)
E N D
ARM, SPARC, x86 ARM (Advanced RISC machine) • Load/store architecture • 65 instructions (all fixed length – one word each = 32 bits) • 16 registers Comparison and contrast of ARM, SPARC, and Intel x86 Similarities: • 8-bit bytes (allows representation of ASCII-encoded character) • Byte-addressable memory (address down to individual character)
ARM, SPARC, x86 Similarities: • 8-bit bytes (allows representation of ASCII-encoded character) • Byte-addressable memory (address down to individual character) • two's complement for signed integers floating point follows IEEE standard arithmetic, logical, and shift operations branching and calling instructions condition codes used for branch decisions stack frame support (sp, fp/bp) for procedure calls can be pipelined and have superscalar, multithreaded, and multicore implementations
ARM, SPARC, x86 Differences (cont’d):
ARM, SPARC, x86 Differences (cont’d):