1 / 23

Chapter 9 เทคโนโลยีหน่วยความจำ Memory Technology

Chapter 9 เทคโนโลยีหน่วยความจำ Memory Technology. เนื้อหา. โครงสร้างของหน่วยความจำ หน่วยความจำแคชในไมโครโพรเซสเซอร์ การออกแบบหน่วยความจำแคชแบบต่างๆ - Direct mappe - Fully associative - Set associative. Technology Trend. Capacity Speed Logic : 2x in 3 years 2x in 3 years

noel
Download Presentation

Chapter 9 เทคโนโลยีหน่วยความจำ Memory Technology

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Chapter 9เทคโนโลยีหน่วยความจำMemory Technology

  2. เนื้อหา โครงสร้างของหน่วยความจำ หน่วยความจำแคชในไมโครโพรเซสเซอร์ การออกแบบหน่วยความจำแคชแบบต่างๆ - Direct mappe - Fully associative - Set associative

  3. Technology Trend Capacity Speed Logic : 2x in 3 years 2x in 3 years DRAM : 4x in 3 years 2x in 10 years Disk : 4x in 3 years 2x in 10 years

  4. Processor-DRAM memory Gap

  5. Expanded of Memory System

  6. Hierarchy of Modern computer

  7. How hierarchy manage? • Registers <--> Memory • by compiler • Cache <--> Memory • by Hardware • Memory <--> Disks • by Hardware/OS, programmer (files)

  8. Logic Diagram of a Typical SRAM

  9. Typical of SRAM Timing

  10. Classical DRAM Organization

  11. Logic Diagram of a Typical DRAM

  12. Art of Memory Design

  13. 1 KB Direct Mapped Cache with 32 B Blocks

  14. Example : Fully Associative

  15. A Two-way Set Associative Cache

  16. Disadvantage of Set Associative Cache

  17. How do you Design Cache?

  18. 1 KB Direct mapped Cache, 32B blocks

  19. Improvement of Cache • Reduce Miss rate • Reduce Miss penalty • Reduce time to hit in cache

  20. Where can a block be placed in the upper level?

  21. Example

  22. จบ บทที่ 9

More Related