1 / 21

EPNES Meeting

EPNES Meeting. February 4, 2003. PSpice Simulation of Series and Parallel Switches. Simulation Objectives Create M x N matrix of switches and transient protection circuits Evaluate and test different methods of interconnecting the parallel strings Design switch and snubber circuits

nolcha
Download Presentation

EPNES Meeting

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EPNES Meeting February 4, 2003

  2. PSpice Simulation of Series and Parallel Switches Simulation Objectives Create M x N matrix of switches and transient protection circuits Evaluate and test different methods of interconnecting the parallel strings Design switch and snubber circuits Load modeling Construct a robust system to simulate errors in component values and asynchronous switching Build hierarchical blocks to provide easy manipulation of switches

  3. Connection Methods M x N switch matrix with RCD voltage snubbers

  4. Connection Methods Isolated String Cross Bridge

  5. Switch and Snubber Design • Switching specifications: • On-State Resistance: .4 ohms • Off-State Resistance: 100 Meg- ohms • Operating Voltage: 1.9v • Release Voltage: .7V • Turn-on Time: 1ms • Turn-off Time: .2ms

  6. Switch and Snubber Design Turn-off Snubber Turn-on Snubber

  7. Load Specifications: 400 Vdc supply 10,000 watt load Method 1: Assume RL load with a power factor of 86% lagging. Method 2: Construct a 10kW constant-power steady-state load RL load Load Modeling

  8. Constant-Power Load

  9. Hierarchical Block Construction

  10. Hierarchical Block Construction

  11. Hierarchical Block Construction

  12. Hierarchical Block Construction

  13. Hierarchical Block Construction

  14. Hierarchical Block Construction

  15. 4x64 Switch Cross Bridge Simulation:Synchronized switching

  16. 4x64 Switch Cross Bridge Simulation:Asynchronized switching

  17. 4x64 Switch Cross Bridge Simulation:Asynchronized switchingParallel Switch Currents

  18. 4x64 Switch Isolated String Simulation:Synchronized switching

  19. 4x64 Switch Isolated String Simulation:Asynchronized switching

  20. Future Goals • Verify simulated systems (on a smaller scale) with actual experimental data • Source impedance modeling • Finalize load model • Analysis of system during switch failure • Analytical model of system behavior

  21. References • H. A. C. Tilmans, E. Fullin, H. Ziad, “A fully-packaged electro-magnetic microrelay,” www.csem.ch/detailed/pdf/c_mems99.pdf • N. Mohan, T. Undeland, W. Robbins, Power Electronics, John Wiley and Sons, New York, 1995.

More Related