1 / 9

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005  Instructor: Dr. Alex Doboli.

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005  Instructor: Dr. Alex Doboli. Paper discussed in class: S. Hauck, T. Fry, M. Hosler, J. Kao, “The Chimaera Reconfigurable Functional Unit”, IEEE Transactions on VLSI Systems, Vol. 12, No. 2, February 2004, pp. 206-217.

oria
Download Presentation

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005  Instructor: Dr. Alex Doboli.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ESE 566: Hardware/Software Co-Design of Embedded SystemsFall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: S. Hauck, T. Fry, M. Hosler, J. Kao, “The Chimaera Reconfigurable Functional Unit”, IEEE Transactions on VLSI Systems, Vol. 12, No. 2, February 2004, pp. 206-217.

  2. Brief description of the paper content • Briefly, what is the paper discussing? What is different from other reconfiguration approaches, like Pleiades or Morphosys? • What limitations did the authors identify for FPGA systems? • What limitations is this paper addressing?

  3. Chimaera Execution Model • What is the reason for using reconfigurable logic? • Explain the Chimaera execution model. What is the granularity of reconfiguration? How is reconfiguration achieved?

  4. Chimaera Execution Model • How are RFU instructions executed? • How is reconfiguration time reduced?

  5. Chimaera Execution Model • Explain the handling of data registers. Explain the speculative execution concept. What is difficult in this speculative execution model? What are its limitations?

  6. Chimaera Architecture • Discuss Figure 1.

  7. Chimaera Architecture • Discuss Figure 2. How is reconfigurable logic organized? How is data accessed? What are the inputs? What are the outputs? Do you see any problems between the execution model and the nature of the inputs? • Describe a procedure for evaluating the quality of the reconfigurable routing. • Selecting the basic reconfigurable block is very important. Do you see a systematic procedure for this selection?

  8. Chimaera Architecture • Discuss Figure 3. • Discuss the other specific elements of the Chimaera architecture.

  9. Summary • Summarize the concepts. • In conclusion, where is the speedup actually coming from?

More Related