1 / 6

8085 interrupts

8085 interrupts. 8085 Interrupts. Maskable INTR RST vectored Non-Maskable TRAP Vectored RST5.5, RST6.5, RST7.5, TRAP. Interrupt process. enable by writing EI. mp checks INTR line at each instruction.

patrice
Download Presentation

8085 interrupts

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 8085 interrupts

  2. 8085 Interrupts • Maskable • INTR • RST vectored • Non-Maskable • TRAP • Vectored • RST5.5, RST6.5, RST7.5, TRAP

  3. Interrupt process • enable by writing EI. • mp checks INTR line at each instruction. • if INTR is high, mp completes the current instr, disables Interrupt Flip-flop, sends INTA signal. • An RST instru is inserted by INTA through external hardware. • Mp saves the memory address of the next instru into stack. Program control is transferred to CALL location. The service routine starts at CALL location. • At the end of the subroutine Int Flag is enabled again by EI instru. • The last instr of the subroutine is RET to trasfer back the prog control to its orginal address.

  4. RST instructions • 8 RST instructions +5v 1 1 EF to data bus 1 0 1 1 1 1 Enable

  5. Write a program to count continuously in binary with one second delay between each Count. Service routine at XX70H to flush FFH five times when the interrrupt occurs with some appropriate delay between flash Main program Service routine LXI SP, XX99H EI MVI A, 00H NXTCNT: OUT PORT1 MVI C, 01H CALL DELAY INR A JMP NXTCNT SERV: PUSH B PUSH PSW MVI B, 0AH MVI A, 00H FLASH: OUT PORT1 MVI C, 01H CALL DELAY CMA DCR B JNZ FLASH POP PSW POP B EI RET XX70: Interrupt instr: EF At 0028H JMP xx70H

  6. Issues in implementing interrupts • Is there a minimum pulse width required for the INTR signals? • MP checks INTR, one clk period before the last-T state of an instruction cycle, therefore, the INTR pulse should be high at least for 17.5 T-states. • How long can the INTR pulse stay high? • Can the MP be interrupted again before the completion of the first interrupt service routine?

More Related