1 / 11

The reference HV/LV state diagrams and the Error handling within the finite state machines (FSM)

The reference HV/LV state diagrams and the Error handling within the finite state machines (FSM). The reference HV/LV diagrams Alarm handling in PVSS Alarm reduction in the FW Error handling in FSM. The updated HV and HV PS state diagrams. The LV reference diagram. Alarm handling in PVSS.

quincy
Download Presentation

The reference HV/LV state diagrams and the Error handling within the finite state machines (FSM)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. The reference HV/LV state diagrams and the Error handling within the finite state machines (FSM) • The reference HV/LV diagrams • Alarm handling in PVSS • Alarm reduction in the FW • Error handling in FSM G. De Cataldo, CERN-CH and INFN bari

  2. The updated HV and HV PS state diagrams G. De Cataldo, CERN-CH and INFN bari

  3. The LV reference diagram G. De Cataldo, CERN-CH and INFN bari

  4. Alarm handling in PVSS An alarm is to bring an anomaly situation to the attention of an operator and as such alarms are considered to be messages which are displayed to the operator via the alarm display and that are logged. • Alarm severity level • Fatal (F) • Error (E) • · Warning (W) Alarm sources: Tmon,Pmon,Vmon,Imon …. G. De Cataldo, CERN-CH and INFN bari

  5. Summary alarm alarms Alarm reduction in the FW: working in progress • An avalanche of alarm can prevent PVSS to work properly, therefore with thousand of controlled parameters as potential source of alarms, it is mandatory to implement a reduction mechanism on their number. In the FWWG is under way the preliminary study on the subject, in the following list there are some related documents, please have a look and give us your feedback • http://itcobe.web.cern.ch/itcobe/Projects/Framework/Documentation/guidelinesDocument.pdf • http://itco.web.cern.ch/itco/cgi-bin/OverSiteListReadFWWG?tablename=meetings&redirected=1&go=expanditem&pathshift=.%2F&id=FWWG-65&conffile=..%2FMeetingLists%2FFWWG%2Fmeetings_CONFIG.pl FWWG Alarm handling part I • http://itco.web.cern.ch/itco/cgi-bin/OverSiteListReadFWWG?tablename=meetings&redirected=1&go=expanditem&pathshift=.%2F&id=FWWG-66&conffile=..%2FMeetingLists%2FFWWG%2Fmeetings_CONFIG.pl FWWG Alarm handling part II G. De Cataldo, CERN-CH and INFN bari

  6. ?? Same alarm sources: Ovv,Ovc,Unv…. Error handling within the FSM An alarm does not initiate an action. Should an action be required then this should be handled within the FSM. G. De Cataldo, CERN-CH and INFN bari

  7. If an anomalous condition is in the HV or LV systems ? In order to recover from any error condition the user is supposed to issue the appropriate commands from the PWS FSM G. De Cataldo, CERN-CH and INFN bari

  8. If the alarm source is the HV PS? For three different alarm severity levels correspond three error states levels: In order to recover from any error condition the user is supposed to issue the appropriate commands from the PWS FSM G. De Cataldo, CERN-CH and INFN bari

  9. Interlocks The interlock activation represents the most sever alarm condition for a subsystem. In this case the DCS goes directly in the major ERRORstate. This must be propagated to the ECS level to start the recovering procedure for that sub-detector. ISEG HV modules Safety loop=Interlock input : 5mA < Is< 20 mA HV ON; Is< 5 mA HV OFF CAEN SY1527 Kill input: all the channels switches OFF (regardless RMPDW setting), both TTL/NIM signal are accepted. Interlock input:. Both Open/close contact logic available Remote Power On: 12V 50 mA WIENER PL500 Interlock input : + 5 V (on 500 W normally open relay) to keep ON the power unit. Removing the 5 V, the PS switches OFF The levels and logics accepted by the PS units suggest as Interlock line source a TTL signal provided via a normally open relay kept closed. On the interlock activation the relay has to be released, removing the TTL level from the PS units that consequently will switch OFF. This logic is now adopted by the CERN group providing the GAS control systems. G. De Cataldo, CERN-CH and INFN bari

  10. Summary on Alarm notification in PVSS and the FSM system recovering System RECOVERING within FSM ALARM NOTIFICATION in PVSS Alarm sources: Tmon,Pmon,Vmon,Imon …. G. De Cataldo, CERN-CH and INFN bari

  11. Conclusion • Please have a careful look at the HV/LV proposed state diagrams (reference document [1]http://alicedcs.web.cern.ch/AliceDCS/Documents/HV-LV_FSM_standard-v2.2.pdf) and send us your comments/suggestions; • Try to associate the proposed error states at your detector and check if they are suitable to describe the error handling in your HV sub-system. • Do not hesitate to contact me for additional details G. De Cataldo, CERN-CH and INFN bari

More Related