610 likes | 617 Views
Learn about NPN & JFET transistors, Op-Amp configurations, percent error, drift analysis, and power supply specifications in analog electronics Class. Understand the impact of common mode voltage, bias currents, and absolute maximum ratings.
E N D
Analog Electronics Class 3Vosi, Vois Drift, Ib, Ib Drift, Ibos Sep 20, 2011
Statistics Review
Gaussian (or Normal) Distribution 68% within ±1 standard deviation 99.7% within ±3 standard deviations
Single Ended Limit A typical MIN and MAX range is at least +/-3σ: Mean = Typical MAX = Mean + 3σ (or greater) MIN = Mean - 3σ (or greater)
Double Ended Limit Symmetrical Limits: Max = 150uV is +/-150uV Mean = often approximately zero Typical = Mean + σ ≈ σ Max = + 3σ (or greater) Min = - 3σ (or smaller)
Yield – Multiple Tests Probability that two or more events occur P(A ∩ B ∩ C) = P(A) x P(B) x P(C) If we assume that we set all the limits to +/-3σ What is the probability that we see a failure for five (5) different tests: P = (0.997) (0.997) (0.997) (0.997) (0.997) = (0.997)5 = .985 98.5% or a 1.5% chance of failure. For a quad device (four times the number of parameters): P = = (0.997)20 = .941 94.1% or a 5.9% chance of failure
Transistor Review
NPN Bipolar Transistor NPN Transistor – Current Controlled Device Ic = Ib x β Ie = Ib + Ic Vbe = +0.7V typical BVceo = Collector Emitter Breakdown voltage, base open BVebo = Emitter Base Breakdown Voltage Collector Open
N-Channel Depletion Mode JFET N-Channel Depletion JFET Transistor – Voltage Controlled Device Vgs_off = Negative Voltage (no current) Vgs max = 0V (maximum current) Vp = Pinch off Voltage Which determines Triode Region (ohmic region) Vp < Vgs < 0V, Vds < Vgs - Vp Saturation Region (pinch-off region) Vp < Vgs < 0V, Vds > Vgs - Vp
N-Channel Enhancement Mode MOSFET Don’t over voltage gate to source junction N-Channel JFET Transistor – Voltage Controlled Device Vgs_off = Negative Voltage (no current) Vgs max = 0V (maximum current) Vp = Pinch off Voltage Which determines
Short Overview of Common Mode Voltage
Short Overview Of Common Mode Voltage (Vcm) Vcm is the average voltage on the inputs of the op-amp. If the op-amp is closed loop the voltage is approximately the same on both inputs. More detail next class!
Percent Error Calculation
Two Definitions Common Def Measurement Def Note: The sign of the error tells you if your measured result is greater or less then expected. A common error is to ignore the sign or reverse the order of measured and Ideal.
What is the error? Common Def Measurement Def
Op Amp Power Supply
IQ – Supply Current With No Load IQ No Load
Data Sheet Specification Table The power supply current is typically 17uA, maximum 25uA at 25C with no load connected.
Data Sheet Specification Table The power supply current is a maximum 28uA from -40C to 125C with no load connected.
Absolute Maximum Ratings Exceeding maximum ratings will cause permanent damage to the device.
Another Example OPA277 +/-15V is a 30V supply. If you exceed 36V you will damage the device. Also note the “operating range” specification of ±18V
OPA333 OPA277
Iq + Output Current IAM2 = Iq + Iout = 415uA + 5.05mA = 5.465mA
Iq + Output Current (low Rf) IAM1 = Iq + Iout = 415uA + 10mA = 10.415mA
Iq + Output Current (low Rf, No Load) IAM1 = Iq + Iout = 415uA + 5mA = 5.415mA
Input Offset Voltage and Drift
OPA333 OPA333
OPA827 OPA827
OPA835 OPA835 Drift Slope – Positive and Negative For this example Vos drift is defined:
OPA827 Drift Slope – Positive and Negative(common definition) • Absolute value makes all results positive. • Actual drift may be positive or negative.
OPA277 Warm Up Typical offset = 10uV Initial error is 10% of typical.
Application Example What is the percentage error?
Input Bias Current and Drift
Simple Bipolar (No Ib Cancelation) Bias current in Bipolar amplifiers is from Base Current. It is typically larger then FET and it flows into the input terminals. Input offset current is the difference between the two currents. It is typically smaller then Ib for this simple configuration. Ibos = Ib1 – Ib2
Bipolar with Ib Cancelation The input bias currents are mirrored and summed back in to cancel the bias current. This has the effect of significantly reducing input Ib. Note that when this is done, Ib can flow in both directions. Also Ibos is no longer smaller then Ib. Ibos = Ib1 – Ib2
Bias current in MOSFET amplifiers is mainly from leakage into ESD diodes.
OPA277 OPA333 CMOS Chopper amplifier: In this case the bias current is not strongly effected by temperature. Bipolar amplifier: In this case you see a dramatic increase in bias current at 75C
OPA350 OPA333 CMOS amplifier: In this case you see a dramatic increase in bias current at 25C. Note the logarithmic graph. CMOS Chopper amplifier: Shows that Vcm has an effect on Ib.