1 / 34

ECE 477 Design Review FEST – Fall 2011

ECE 477 Design Review FEST – Fall 2011. Outline. Project overview Project-specific success criteria Block diagram Component selection rationale Packaging design Schematic and theory of operation PCB layout Software design/development status Project completion timeline

ryder-hardin
Download Presentation

ECE 477 Design Review FEST – Fall 2011

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ECE 477 Design ReviewFEST– Fall 2011

  2. Outline • Project overview • Project-specific success criteria • Block diagram • Component selection rationale • Packaging design • Schematic and theory of operation • PCB layout • Software design/development status • Project completion timeline • Questions/discussion

  3. Project overview • Automated system for testing speakerphones • Delivers • test signals • pre-recorded audio • Used to determine • time delay • frequency response • Records audio output from DUT

  4. PSSC • An ability to measure time delay response between project’s components; the playback device, the telephone line simulator, the DUT which is the speakerphone, and the receiving device. • An ability to determine the frequency response of the DUT. • An ability to “play back” sound files. • An ability to record audio and write it to non-volatile (removable) memory. • An ability to perform duplex testing of recording data and playing back data.

  5. Block Diagram

  6. Component selectionrationale • TMS320F-28035 MCU • 80 pin count, 128KB on-chip Flash • ANSI C language • 60 MHz • 2 - SPI, 1- SCI, 1 – I2C • 14 PWM and 16 ATD

  7. Component selection rationale • TLV320AIC23 Audio Codec • 8 – 96 KHz sampling up to 24-bit depth • Stereo Channel

  8. Component selection rationale • LCD – 09568 • SCI/SPI interface • Programmable baud rate • 20 x 4

  9. Components Provided

  10. Packaging design • Back • Power switch • Reset button • Power jack • Power LED • Side • SD Card • RJ11

  11. Project Packaging • Front • Microphone • XLR • ¼” • Speaker • TOP • LCD • 4 Push Buttons

  12. Top Left Front

  13. Theory of Operation Power Management • Power rails of 3.3 V and 5.0 V needed. • Two voltage regulators will be used for getting the desired power rails.

  14. Power Schematic

  15. Theory of operation SD Card • Operating Voltage - 3.3V • Interfaced using SPI module. • Run at 15 Mhz (Maximum supported by SPI moudle) • Will be used to read and write audio files.

  16. SD Card Schematic

  17. Theory of Operation LCD • Operating Voltage – 5.0V • Interfaced using SCI module. • Run at 9600 Baud rate • Will be used to implement a simple user interface. • 20 x 4

  18. LCD Schematic

  19. SchematicTheory of Operation • MCU • SPI

  20. SchematicTheory of Operation • MCU • I2C – Used to program the codec

  21. SCHEMATICTHEORY OF OPERATION

  22. MAIN (MCU and Power) • MAIN PCB Includes: • 5V and 3.3V Regulators (LT1086) • TI Microcontroller (TMS320F28035) • Transceiver (MAX3221) • Digital Isolator (ISO7221A) • 14-pin Header • SD Card Header (M11) • JTAG • Power Jack “Wall wart”

  23. MCU and Power

  24. Codec (and other) • CODEC PCB Includes: • Codec (TLV320AIC23B) • 3.5mm Audio Jacks (Microphone & Speaker) • Data Access Arrangement device (CH1840) • Microphone Preamplifier (MAX4063) • Simple 6-pin RJ11 Jack • Potentiometer • 14-pin Header • 5V and 3.3V Regulators (LT1086)

  25. Codec and other

  26. Pin assignment

  27. Pin assignment

  28. Pin assignment

  29. Pin assignment

  30. Software designDevelopment status • Interrupt-driven software • Interrupt generated by Timer module for accurate task transition • Each interrupt causes MCU to switch task and spoon-feed necessary modules with data (SPI, SCI, I2C, etc.) • Buttons also generate interrupt • Same repetitive tasks until test is stopped or SD card is full • Remaining CPU time for signal processing math

  31. SOFTWARE DESIGN DEVELOPMENT STATUS

  32. SOFTWARE DESIGN DEVELOPMENT STATUS • Out-of-reset • Display menu • Check SD card status • Display test options • Begin test • Measure time delay • Measure frequency response • Any other pre-programmed tests • Free-run test until SD card is full

  33. Timeline

  34. Questions Please Don’t ask any…

More Related