1 / 5

Using the HPTDC for UTC time tagging

Using the HPTDC for UTC time tagging. Javier Serrano on behalf of the LHC Machine Timing Project Team HPTDC Workshop, CERN, 13 May 2003. The CTRP card. RS-422 Timing Messages. I/O buffers. FPGA. HPTDC. TTL inputs. UTC locked 40 MHz. TTL outputs. Control. PLL.

sandro
Download Presentation

Using the HPTDC for UTC time tagging

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Using the HPTDC for UTC time tagging Javier Serrano on behalf of the LHC Machine Timing Project Team HPTDC Workshop, CERN, 13 May 2003

  2. The CTRP card RS-422 Timing Messages I/O buffers FPGA HPTDC TTL inputs UTC locked 40 MHz TTL outputs Control PLL More information, including complete schematics at: https://edms.cern.ch/item/PS-000177/0

  3. An example application • An oscilloscope is triggered in some point of the LHC. • The trigger pulse is time-tagged with a CTRP card. • Other oscilloscopes have been pre-triggered in other parts of the machine. • Time stamp is used to display all signals in one virtual scope for the operators.

  4. Usage of the HPTDC • 5 channels to tag, plus one reference (10 kHz UTC train), to within 1ns. • No trigger. • Free running 40 MHz counter. • Need to correlate time tags of the five channels with that of the reference (post-processing in the FPGA). • JTAG configuration probably done by software via memory-mapped 4 bit register.

  5. Dates • May 13: design submitted to PCB design office. • Mid July: prototype ready for tests. • End August: product ready for customers ( ~200 cards max.).

More Related