1 / 8

Minimum Vs. Maximum Mode

Minimum Vs. Maximum Mode. 8088/8086 has two Modes of operation Minimum Mode Maximum Mode Minimum Mode Operation similar to 8085 (8 bit processor) MN/MX* pin connected to +5 V 8-bit peripherals can be used with 8088/8086. Minimum Vs. Maximum Mode. Maximum Mode

seamus
Download Presentation

Minimum Vs. Maximum Mode

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Minimum Vs. Maximum Mode • 8088/8086 has two Modes of operation • Minimum Mode • Maximum Mode • Minimum Mode • Operation similar to 8085 (8 bit processor) • MN/MX* pin connected to +5 V • 8-bit peripherals can be used with 8088/8086 Lecture 06

  2. Minimum Vs. Maximum Mode • Maximum Mode • Enhanced Operation used whenever a coprocessor is used with 8088/8086 • MN/MX* pin connected to GND • 8288 Bus Controller required to generate extra signals Lecture 06

  3. Summary Lecture 06

  4. Memory Interface • Memory Pin Connections • Address Pins • Data Pins • Control Pins • Selection Pins Lecture 06

  5. Memory Interface • Address Pins • Number of locations in memory determine the number of Address Pins • 4 K = 12 lines • 1 M = 20 lines Lecture 06

  6. Memory Interface • Data Pins • Width of memory determines the number of Data Pins • 8 bit width = 8 lines • 1 bit width = 1 line Lecture 06

  7. Memory Interface • ROM Control Pins • OE* or G* allows data to flow out • RAM Control Pins • WE* allows data to be written • OE*allows data to be read • Can have a single R/W* pin Lecture 06

  8. Memory Interface • Selection Pins • CE* or CS* allows the RAM/ROM chip to be selected • Sometimes there are more than one CS* signal Lecture 06

More Related