'Large phase error' presentation slideshows

A 400 MHz 0.934ps rms Jitter Multiplying Delay Lock Loop in 90-nm CMOS Process

A 400 MHz 0.934ps rms Jitter Multiplying Delay Lock Loop in 90-nm CMOS Process. Chiou-Bang Chen , Horng-Yuan Shih Industrial Technology Research Institute. Outline. Introduction of frequency synthesizers Design objective M DLL topology and principle Measurement results Conclusions.

413 views • 19 slides