'Reg 1 0 start' presentation slideshows

Lecture 4: Data Types and Operators

Lecture 4: Data Types and Operators. Data Types Review. Verilog support two families of pre-defined variables Nets Connectivity Variables: Nets Data Storage Variables: Registers wire output_bits; //declare a net A net must be driven by a primitive gate or by a continuous assignment

367 views • 20 slides