1 / 20

DAQ Development

DAQ Development. P. Roger Williamson Hansen Experimental Physics Laboratory Stanford University GLAST Collaboration Meeting GSFC February 10, 1999. Completed first FPGA/VME board and tested with TKR Delivered VME development subsystem with first FPGA/VME card to UCSC

selina
Download Presentation

DAQ Development

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. DAQ Development P. Roger Williamson Hansen Experimental Physics Laboratory Stanford University GLAST Collaboration Meeting GSFC February 10, 1999

  2. Completed first FPGA/VME board and tested with TKR Delivered VME development subsystem with first FPGA/VME card to UCSC Readout, archive and display TKR data Delivered CAL I/F concept design to NRL Procured PowerPC COTS boards and VME chassis for delivery to subsystem groups VxWorks license in place SU and NRL have Tornado licenses with WindView and Stethoscope GSFC and UCSC licensed to use SU and NRL seats NRL has BSP/driver development kits DAQ Technical AchievementsStanford HEPL prw 2/10/99

  3. Initial design complete for power conditioning and housekeeping Developed Beam Test Plan 1999 draft document with SLAC Trade studies written to document development of architecture and IDB designs DAQ Technical AchievementsStanford HEPL prw 2/10/99

  4. VME based system for subsystem support and interface development/testing Subsystem interface cards L1T and TKR Readout tested COTS CPU for software development, testing, support Utilized MIPS R4700 for initial testing Received three PowerPC COTS boards for subsystem use Test each TEM subsystem separately L1T TKR Readout in use with TKR at UCSC Continued L1T TKR Readout testing at Stanford Housekeeping and Power Conditioning VME card in work DAQ Development Plan prw 2/10/99

  5. Utilize minimal interface complexity in Prototype Tower with incremental conversion to flight like FPGA I/F card supports science subsystem development TKR I/F in use CAL I/F preliminary design delivered ACD I/F preliminary design in work 100 Base T Ethernet for IDB simulation Utilize 10 Base T because of parts limitations on initial TCPU/VME and first TEM board Utilize 100 Base T with COTS TCPU boards DAQ Development Plan prw 2/10/99

  6. Combine tested interface circuits into a single board for Prototype Tower (begin 1/99) Cadence parts library 50% complete Capture TCPU Combining schematics from FPGA/VME and TCPU/VME Fabricate 4 total TEM boards for DAQ, TKR, CAL, ACD development support and testing prior to integration Subsystem TEM boards will be dedicated for TKR, CAL, and ACD Primary data interface between subsystems will be through IDB DAQ Development Plan prw 2/10/99

  7. Tower Electronics Module (TEM) prw 2/10/99

  8. Current design (Flight) PowerPC Switched wormhole router for IDB LVDS for IDB physical layer FIFO interface to Main Bus for FPGA readouts CAL supported by CAL-TEM board ACD supported by dual, redundant ACD-TEM board DAQ Technical AchievementsOverview prw 2/10/99

  9. Current design (Flight) CAL supported by CAL-TEM board FPGA readout modified L1T FPGA modified for CAL Power Conditioning CAL specific (includes 40 V PIN supply) CAL-L1T REQ output to TEM board L1T CAL-TEM CPU dedicated to CAL for local processing and sparsify CAL data IDB interface for data transmission to local tower TEM board DAQ Technical AchievementsOverview prw 2/10/99

  10. Current design (Flight) ACD supported by dual, redundant ACD-TEM board FPGA readout modified L1T FPGA modified for CAL Power Conditioning ACD specific (not including PMT supplies) ACD-L1T outputs to each tower utilize ACD-TEM L1T FPGA ACD-TEM CPU dedicated to ACD for local processing IDB interface for data transmission DAQ Technical AchievementsOverview prw 2/10/99

  11. ATD start (June 1, 1998) FPGA VME board complete +30 days (11/98) Tracker interface testing 9/30/98 Concept review (FSDT) 10/1/98 (1/26/99) Design concept report 12/1/98 (3/22/99?) Major Milestones prw 2/10/99

  12. Draft WBS December 1998 Draft management structure December 1998 Draft grassroots cost estimate January 1999 Proposal outline (from Draft AO) February 1999 Update to grassroots cost estimate March 1999 Independent cost study March 1999 Define roles of partners March 1999 Finalize management plan May 1999 Finalize instrument configuration May 1999 First draft of proposal May 1999 Letters of endorsement from sponsoring agencies June 1999 Finalize roles of all partners June 1999 Second draft of proposal June 1999 Internal Red Team review July 1999 External Blue Team review August 1999 Final Proposal Draft August 1999 Proposal production and submission September 1999 Schedule prw 2/10/99

  13. TCPU Schematic from NRL 12/11/98 Second FPGA/VME board test complete 12/15/98 TCPU/VME board schematic capture start 1/4/99 Housekeeping/power supply VME board 3/1/99 TCPU/VME testing start 3/1/99 TEM schematic capture complete 3/1/99 TEM board submit to fab 3/15/99 Beam test interface tests at SLAC 6/99 Beam test 1999 ?/99 CAL-FPGA/VME 3/99 ACD-FPGA/VME 3/99 DAQ Schedule prw 2/10/99

  14. Calorimeter interface and sparse readout Two alternative techniques identified near term Flight design will be determined by experience with prototype CAL-TEM used for prototype tower Re-evaluate interface after prototype tower testing and experience ACD interface L1T requirement Provision for 12 REQ and 12 REQ in prototype Tower readout or stand-alone Tower readout for prototype ACD-TEM resolves multiple tile problems at each tower Single REQ, single REQBAR from ACD to each tower Instrument Data Bus Power requirement Radiation tolerance 100 Base T Ethernet for prototype tower until alternative is ready Study 2D switched network alternative design Issues and Concerns (June, Sept 1998) prw 2/10/99

  15. Instrument Data Bus Power requirement Radiation tolerance 100 Base T Ethernet for prototype tower until alternative is ready Study 2D switched network alternative design No change Issues and Concerns (June, Sept 1998) prw 2/10/99

  16. SSR Trade Study Working group members selected Study spacecraft interface to X-band downlink Spacecraft bus selection 1553B or 1773 or ? IDB to Spacecraft interface for commands and data Programming support Data flow simulations Run control web page glastsim interface for analysis and display of events Need to reconvene the simulations working group Issues and Concerns prw 2/10/99

  17. Level 1 Trigger Have not resolved how to turn off L1T except with fixed dead times Power Margin Inadequate Power supply efficiency must be included in subsystem allocations (85% max) Margins must be included in allocation (10% tested parts, 30% design) Proposal concept due by May Issues and Concerns prw 2/10/99

  18. Tower CPU VME Board Block Diagram prw 2/10/99

  19. Tower Electronics Module 6 link network EEPROM FIFO DRAM Tracker 8 TKR I/F Cables 1773 Data Bus 64 TKR REQ 2x(16 X,Y) SV Reset GPS Sync TEM Board ACDVETO ACDREQ Housekeeping PROM 20 MHz CLK PowerPC 603E ---------- DMA IDB Node Level I Trigger Tracker Readout Power Conditioning CALREQ Level I Trigger SV GPS ADACS +28V (switched) prw 2/10/99

More Related