1 / 14

Topic 6: Pipelining and Pipelined Architecture

Topic 6: Pipelining and Pipelined Architecture. Reading List. Slides: Topic6x Henn & Patt: Chapter 6 Other papers as assigned in class or homeworks. Pipelining. What is pipelining - basic concepts Pipelined datapath: A case study of MIPS Pipeline control Pipeline hazard resolution.

Download Presentation

Topic 6: Pipelining and Pipelined Architecture

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Topic 6:Pipelining and Pipelined Architecture \course\cpeg323-08F\Topic6-323.ppt

  2. Reading List • Slides: Topic6x • Henn & Patt: Chapter 6 • Other papers as assigned in class or homeworks \course\cpeg323-08F\Topic6-323.ppt

  3. Pipelining • What is pipelining - basic concepts • Pipelined datapath: A case study of MIPS • Pipeline control • Pipeline hazard resolution \course\cpeg323-08F\Topic6-323.ppt

  4. Pipelining – the basic concepts \course\cpeg323-08F\Topic6-323.ppt

  5. Basic Concept • Pipeline: multiple instructions are simultaneously in execution • Pipeline is divided into “segments” or “stages” • Machine cycle: • Time required to move through one stage • Machine cycle is determined by the slowest stage in the pipe • Often = Machine Clock cycle cycle \course\cpeg323-08F\Topic6-323.ppt

  6. non-pipe time # of pipe stages (1) • In a perfectly balanced pipelined machine instruction time = • In a normal machine (1) is not true, i.e. - stage time does not equal there is overhead but it can be very close to 10% within (1) \course\cpeg323-08F\Topic6-323.ppt

  7. Pipelining as an Architecture Technique • Generally may be invisible to user • Scalar pipelined machine vs. vector machine \course\cpeg323-08F\Topic6-323.ppt

  8. Pipeline throughout • So pipeline increases throughout, but the time for execution of each instruction remains unchanged. • Clock rate of a pipelined machine is limited by: • latch time • clock skew • the delay time required for clock signals to propagate on a chip. # of instructions completed cycle \course\cpeg323-08F\Topic6-323.ppt

  9. Performance Limitations of a Pipeline • Rate cannot exceed the slowest stage • Complexities in reality • - different processing time for different stages • - interaction/dependencies between stages - may be data dependent (dynamic) \course\cpeg323-08F\Topic6-323.ppt

  10. STAGE 1 LACHES Combinational Logic STAGE 2 LACHES Combinational Logic STAGE 3 LACHES Combinational Logic STAGE n LACHES (b) The most important factors on “pipe beat” (cycle time) latch delay and clock skew \course\cpeg323-08F\Topic6-323.ppt

  11. Overlap vs. Pipeline • Pipeline: • tightly coupled subfunctions • fixed basic stage time • independent basic function evaluation • Overlap • Loosely coupled subfunctions • variable basic stage time • dependency between function evaluation \course\cpeg323-08F\Topic6-323.ppt

  12. Common memory Computational processor (stage 1) Input/output processor (stage 2) 1 Task 1 Task 2 Task 1 Task 3 . . . 2 Task 2 Task 1 Task 3 Task 1 Time =Idle time CPU/I/O Overlapping \course\cpeg323-08F\Topic6-323.ppt

  13. MIPS Pipeline • Pipeline stages: • IF • ID (decode + Reg fetch) • EX • MEM • Write back On each clock cycle another instruction is fetched and begins its five-step execution. If an instruction is started every clock cycle, the performance will be five times that of a machine that is not pipelined. \course\cpeg323-08F\Topic6-323.ppt

  14. MIPS Pipeline - Another Representation \course\cpeg323-08F\Topic6-323.ppt

More Related