150 likes | 367 Views
CSC 520 Computer Architecture. Basic Compiler Techniques for Exposing ILPBasic pipelining and loop unrollingThroughout this chapter, we assume the FP latencies shown in thefollowing table.Further, we assume a standard five stage integer pipeline, so that brancheshave a delay of one clock cyc
E N D
1. CSC 520Computer Architecture