80 likes | 214 Views
ECE 545 Project 1 Specification Part II. Phase 2, due Thursday October 21 , noon. Draw a state diagram of the control unit that governs the operation of the encryption/decryption unit and the input/output interface.
E N D
Phase 2, due Thursday October 21, noon • Draw a state diagram of the control unit that governs the • operation of the encryption/decryption unit and the • input/output interface. • Describe the designed control unit using synthesizable VHDL code. • 3. Write a testbench capable of verifying function of • your control unit. • 4. Write a testbench capable of verifying operation of • the entire circuit composed of the • encryption/decryption unit, • control unit, and • input/output interface. • This testbench should read test vectors from a file.
5. Synthesize and implement your circuit for • RC5 32/12/16 using the smallest device of the • Xilinx Spartan 2 family capable of holding the • entire circuit. • 6. For the entire implemented circuit, determine • maximum clock frequency • maximum encryption/decryption throughput • area in number of CLB slices • ratio: maximum encryption/decryption throughput divided by area. • 7. Verify the correct operation of your circuit using • timing simulation at the frequency closed to the • maximum clock frequency.
RC5 w/r/b w = 16, 32, 64 w - word size in bits input/output block size, m = 2 words = 2w bits Typical values: w=32 64-bit input/output block w=64 128-bit input/output block b - key size in bytes 0 b 255 key size in bits, k = 8b bits r - number of rounds
Implementation of a secret-key cipher Round keys precomputed input control key input input interface control unit key scheduling encryption/decryption unit memory of round keys output interface output control output
clock Encryption/decryption unit with control & i/o interface reset encrypt/decrypt data output m m data input write data available full data read round number round key(s) Key memory round key(s) cycle number k key input Key scheduling unit key available key read
Basic iterative architecture multiplexer register combinational logic round key one round Encrypt/Decrypt
Typical Flow Diagram of a Secret-Key Block Cipher Round Key[0] optional Initial transformation i:=1 Round Key[i] Cipher Round i:=i+1 r times i < r Round Key[#rounds+1] Final transformation optional