1 / 4

Efficient Shorting of Nodes and Ports for Circuit Representation

This example demonstrates a technique for efficient representation of power rails by shorting specific nodes and ports. The technique reduces complexity and improves simulation performance.

tammyerickson
Download Presentation

Efficient Shorting of Nodes and Ports for Circuit Representation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ICM IIRD9 Example:Shorting of Nodes and Portsfor Efficient Representation ofPower Rails Michael Mirmak Intel Corp. May 21, 2007

  2. Full Case SIDE A SIDE B 1 2 1 1 S P A R A M S (14 ports) 3 4 2 2 5 6 3 3 7 8 4 4 9 10 5 5 11 12 6 6 13 14 7 7 ICM Model Nodemap Outer box is at circuit simulator level Port references to “0” omitted for clarity

  3. SIDE A SIDE B 1 2 1 1 Shorting at Nodes (Pathological) S P A R A M S 3 4 Vcc_in Vcc_out 2 2 5 6 3 3 Signal_out Signal_in 7 8 4 4 9 10 5 5 Vss_in Vss_out 11 12 6 6 13 14 7 7 ICM Model Nodemap Outer box is at circuit simulator level Port references to “0” omitted for clarity

  4. SIDE A SIDE B 1 1 Shorting at Nodes and Ports S P A R A M S (6 ports) Vcc_in 1 2 Vcc_out 2 2 3 3 Signal_in Signal_out 3 4 4 4 5 5 Vss_in 5 6 Vss_out 6 6 7 7 ICM Model Nodemap Outer box is at circuit simulator level Port references to “0” omitted for clarity

More Related