1 / 56

Introduction to Xilinx ISL8.1i & 11.1

Introduction to Xilinx ISL8.1i & 11.1. Schematic Capture. 1. Using Xilinx ISE 8.1i. Using Xilinx ISE 8.1i. Start/All Programs Locate Modelsim / license Wizard(Click). Using Xilinx ISE 8.1i. Click Continue. Using Xilinx ISE 8.1i. 4. Click OK (Window should be as shown) .

tillie
Download Presentation

Introduction to Xilinx ISL8.1i & 11.1

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1

  2. Using Xilinx ISE 8.1i

  3. Using Xilinx ISE 8.1i • Start/All Programs • Locate Modelsim / license Wizard(Click)

  4. Using Xilinx ISE 8.1i • Click Continue

  5. Using Xilinx ISE 8.1i 4. Click OK (Window should be as shown)

  6. Using Xilinx ISE 8.1i 5. Click Yes

  7. Using Xilinx ISE 8.1i 6. Click OK

  8. Using Xilinx ISE 8.1i • Click OK • Repeat steps 1-7 one more time.

  9. Using Xilinx ISE 11.1

  10. Using Xilinx ISE 11.1 • Before beginning, license your Xilinx ISE. • Double click on Xilinx ISE 11.1. • Click oK on “NO license” window. • Click on Help. • Click on Manage license. • In the XILINX_LICENSE_FILE type: 27001@ceng-licmgr.eng.unt.edu • Click Set • In the LM_ LICENSE_FILE type: 27000@ceng-licmgr.eng.unt.edu • Click Set • Click Close

  11. Schematic Capture

  12. New Project • Start Xilinx ISE 8.1i project navigator by double clicking the ISE icon on your desktop. • Click on File and select New project 12

  13. Project window 3. Name your project and project location, then click next 13

  14. New Project Wizard 4. The Spartan Starter Kit PCB board uses a Xilinx Spartan3 XCS200 FPGA chip which is packaged in a flat thin 256-pin (FT256) ball Grid Array. Set these values the new project Wizard window, 14

  15. Create New Source 5. We will add our sources to this project later, so here we skip the following two steps (create source and add source). Click on Next. 15

  16. Project Summary 6. Check the project summary and click Finish 16

  17. Schematic Capture 1. Now we will create a blank sheet for schematic capture. First, click the project and new Source menu. 17

  18. Schematic Capture 2. Click Schematic and type in the name for your schematic. Select add to project before clicking Next. 18

  19. Schematic Capture 3. Check over the summary and click on Finish 19

  20. Schematic Capture 4. Check over the Design Summary 20

  21. Schematic Capture 5. Double click on CCB(CCB.CH) in the source window. You now have the schematic sheet window. Click on the hammer and the schematic window will appear. 21

  22. Schematic Capture 6. Click on the Hammer again

  23. Schematic Capture 7. Select View and click on Processes 23

  24. Schematic Capture • Click on Add Symbol and locate a two input and gate (and2)

  25. Schematic Capture • Drag the and2 gate onto the schematic sheet. Press ESC after each item.

  26. Schematic Capture 10. Repeat until you have two and2, one or2 and one inv components on the schematic sheet

  27. Schematic Capture 12. Click on the wiring tool and wire the schematic as shown.

  28. Schematic Capture 13. Select the Add I/O Marker and connect the I/O markers as shown

  29. Schematic Capture 14. Double click on each input and output and name them.

  30. Schematic Capture • Schematic with names as shown. F8 zooms the circuit in and F7 zooms the circuit out.

  31. Design Verification

  32. Design Verification 1. Click on Design summary

  33. Design Verification 2. Select Behavioral Simulation and double click on CCB1.sch

  34. Design Verification 3. Click on Processes

  35. Design Verification 4. Expand ModelSim Simulator

  36. Design Verification 5. Double click on Simulate Behavioral Model

  37. Design Verification 6. This is the window that appears

  38. Design Verification 7. At VSIM2> type in force signal-name state-value time as shown. Enter after run will run the simulation.

  39. Synthesize the Design

  40. Synthesize the Design 1. Click on Xilinx-ISE to get Design Summary and select as shown by the arrows

  41. Synthesize the Design 2. Click as shown by the arrow and right click and click on run. A design is produced.

  42. Synthesize the Design 3. Select Project/New Source

  43. Synthesize the Design 4. Click as shown, type in the File name and click on Next.

  44. Synthesize the Design 5. This window appears, click on Next.

  45. Synthesize the Design 6. This window appears, click on Finish

  46. Synthesize the Design 7. The design summary appears, click as shown by the arrow

  47. Synthesize the Design 8.

  48. Synthesize the Design 9.After saving the pin arrangement, click on OK

  49. Synthesize the Design 10. After the constraints file has been completed, right click on Implement Design and select Run.

  50. Synthesize the Design 11. Right click on Generate Programming file and select Run

More Related