1 / 10

ECE 448 Lecture 14

Explore the response of flip-flops to timing violations, metastable behavior, and impacts on downstream circuitry. Learn about the unstable equilibrium point and patterns of behavior in digital systems.

travissmith
Download Presentation

ECE 448 Lecture 14

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ECE 448 Lecture 14 Timing Analysis ECE 448 – FPGA and ASIC Design with VHDL

  2. Timing Analysis (1) ECE 448 – FPGA and ASIC Design with VHDL

  3. Timing Analysis (2) d’combij ECE 448 – FPGA and ASIC Design with VHDL

  4. Violation of Hold or Setup Time

  5. Response of a Flip-Flop to Timing Violation There exists a third and unstable point of equilibrium between the two stable states representing the binary states 0 and 1 respectively.

  6. Patterns of Metastable Behavior

  7. Response to Timing Violation

  8. Impact on Downstream Circuitry

  9. Part of a Block Diagram Part of an ASM Chart . . . en_x en_y . . . Implemented at 100 MHz, clk input is 100 MHz Implemented at 100 MHz, clk input is 50 MHz

  10. Part of a Block Diagram Part of an ASM Chart . . . en_x en_x2 en_x4 en_y . . . Implemented at 100 MHz, clk input is 100 MHz

More Related