1 / 33

Pipelined Implementation

Pipelined Implementation. Outline. Handle Control Hazard Special cases Suggested Reading 4.5. Control Dependence. Example: loop: subl %edx, %ebx jne targ irmovl $10, %edx jmp loop targ: halt The jne instruction create a control dependency Which instruction will be executed?.

trisha
Download Presentation

Pipelined Implementation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Pipelined Implementation

  2. Outline • Handle Control Hazard • Special cases • Suggested Reading 4.5

  3. Control Dependence • Example: loop: subl %edx, %ebx jne targ irmovl $10, %edx jmp loop targ: halt • The jne instruction create a control dependency • Which instruction will be executed?

  4. Branch Misprediction Example #demo-j.ys 0x000: xorl %eax,%eax 0x002: jne t # Not taken 0x007: irmovl $1, %eax # Fall through 0x00d: halt 0x00e: t: irmovl $2, %edx # Target (Should not execute) 0x014: irmovl $3, %ecx # Should not execute 0x019: irmovl $4, %edx # Should not execute • Should only execute first 4 instructions

  5. Select PC int F_predPC = [ f_icode in {IJXX, ICALL} : f_valC; 1: f_valP; ];

  6. Branch Misprediction Trace 1 2 3 4 5 6 7 8 9 1: 0x000: xorl %eax,%eax 2: 0x002: jne T # Not taken 3: 0x00e: irmovl $2, %edx # T 4: 0x014: irmovl $3, %ebx # T+1 5: 0x007: irmovl $1, %eax # Fall Through F D E M W F D E M W F D E M W F D E M W F F D D E E M M W W Cycle 5 # demo-j.ys 0x000: xorl %eax,%eax 0x002: jne T# Not taken 0x007: irmovl $1, %eax 0x00d: halt 0x00e: T:irmovl $2, %edx 0x014: irmovl $3, %ebx 0x01a: halt Memory M_Cnd=0 M_valA=0x007 Excute e_valEf2 E_dstE=%edx Decode D D_valC=3 D_dstE=%ebx Incorrectly execute two instructions at branch target Fetch F f_valCf1 rBf%eax

  7. Select PC int f_PC = [ #mispredicted branch. Fetch at incremented PC M_icode == IJXX && !M_Cnd : M_valA; #completion of RET instruciton W_icode == IRET : W_valM; #default: Use predicted value of PC 1: F_predPC ];

  8. Return Example #demo-ret.ys 0x000: irmovl Stack,%esp # Intialize stack pointer 0x006: nop # Avoid hazard on %esp 0x007: nop 0x008: nop 0x009: call p # Procedure call 0x00e: irmovl $5,%esi # Return point 0x014: halt 0x020: .pos 0x20 0x020: p: nop # procedure 0x021: nop 0x022: nop 0x023: ret 0x024: irmovl $1,%eax # Should not be executed 0x02a: irmovl $2,%ecx # Should not be executed 0x030: irmovl $3,%edx # Should not be executed 0x036: irmovl $4,%ebx # Should not be executed 0x100: .pos 0x100 0x100: Stack: # Stack: Stack pointer • Require lots of nops to avoid data hazards

  9. Select PC int f_PC = [ #mispredicted branch. Fetch at incremented PC M_icode == IJXX && !M_Cnd : M_valA; #completion of RET instruciton W_icode == IRET : W_valM; #default: Use predicted value of PC 1: F_predPC ];

  10. Incorrect Return Example 1 2 3 4 5 6 7 8 9 1: 0x023: ret 2: 0x024: irmovl $1,%eax #Oops 3: 0x02a: irmovl $2,%ecx #Oops 4: 0x030: irmovl $3,%edx #Oops 5: 0x00e: irmovl $5,%esi #Ret point F D E M W F D E M W F D E M W F D E M W F F D D E E M M W W Cycle 5 Write Back W_ValM=0x00e Memory Incorrectly execute 3 instructions following ret M_valE=1 M_dstE=%eax Excute e_valEf2 E_dstE=%ecx Decode D D_valC=3 D_dstE=%edx Fetch F f_valCf5 rBf%esi

  11. Handling Misprediction # demo-j.ys 0x000: xorl %eax,%eax 0x002: jne T# Not taken 0x007: irmovl $1, %eax 0x00d: halt 0x00e: T:irmovl $2, %edx 0x014: irmovl $3, %ebx 0x01a: halt # demo-j2.ys 0x000: xorl %eax,%eax 0x002: jne T# Not taken 0x007: irmovl $1, %eax 0x00d: halt 0x00e: T:nop 0x00f: nop 0x010 irmovl $2, %edx 0x016: irmovl $3, %ebx 0x01c: halt

  12. 1 2 3 4 5 6 7 8 9 10 F F D D E E M M W W F F D D E E M M W W F D E M W F D E M W F F D D E E M M W W F F D D E E M M W W Handling Misprediction #demo-j.ys 1: 0x000: xorl %eax, %eax 2: 0x002: jne T #Not Taken 3: 0x00e: irmovl $2, %edx # T 4: bubble 5: 0x014: irmovl $3, %ebx # T+1 6: bubble 7: 0x007: irmovl $1, %eax # Fall through 8: 0x00d: halt • Predict branch as taken • Fetch 2 instructions at target • Cancel when mispredicted • Detect branch not-taken in execute stage • On following cycle, replace instructions in execute and decode by bubbles • No side effects have occurred yet

  13. Detecting Mispredicted Branch Cnd icode M dstE dstM valE valA e_Cnd ALU ALU ALU CC CC fun. ALU ALU A B Execute E dstM srcA srcB icode ifun valC valA valB dstE

  14. 1 2 3 4 5 6 7 8 9 10 F F D D E E M M W W F F D D E E M M W W F D E M W F D E M W F F D D E E M M W W F F D D E E M M W W Control for Misprediction #demo-j.ys 1: 0x000: xorl %eax, %eax 2: 0x002: jne T #Not Taken 3: 0x00e: irmovl $2, %edx # T 4: bubble 5: 0x014: irmovl $3, %ebx # T+1 6: bubble 7: 0x007: irmovl $1, %eax # Fall through 8: 0x00d: halt

  15. E_ icode W icode valE valM dstE dstM M icode Bch valE valA dstE dstM e_Cnd CC CC E_bubble Pipe E icode ifun valC valA valB dstE dstM srcA srcB control logic srcB srcA D_bubble D icode ifun rA rB valC valP F predPC

  16. Return Example #demo-retB.ys 0x000: irmovl Stack,%esp # Intialize stack pointer 0x006: call p # Procedure call 0x00b: irmovl $5,%esi # Return point 0x011: halt 0x020: .pos 0x20 0x020: p: irmovl $-1,%edi # procedure 0x026: ret 0x027: irmovl $1,%eax # Should not be executed 0x02d: irmovl $2,%ecx # Should not be executed 0x033: irmovl $3,%edx # Should not be executed 0x039: irmovl $4,%ebx # Should not be executed 0x100: .pos 0x100 0x100: Stack: # Stack: Stack pointer • Previously executed three additional instructions

  17. Correct Return Example 1 2 3 4 5 6 7 8 9 #demo_retb 1: 0x026: ret 2: bubble 3: bubble 4: bubble 5: 0x00b: irmovl $5, %esi #return F D E M W F D E M W F D E M W F D E M W F F D D E E M M W W • As ret passes through pipeline, stall at F stage • While in D, E, and M stage • fetch the same instruction after ret 3 times. • Inject bubble into D stage • Release stall when reach W stage Cycle 5 Write Back W_ValM=0x00b • • • Fetch F f_valCf5 rBf%esi

  18. Detecting Return Cnd M icode valE valA dstE dstM e_Cnd ALU ALU ALU CC CC fun. ALU ALU A B Execute E icode ifun valC valA valB dstE dstM srcA srcB d_ srcA d_ srcB dstE dstM srcA srcB Fwd Sel +Fwd A B Decode M A B Register Register file file E D icode ifun rA rB valC valP

  19. Control for Return 1 2 3 4 5 6 7 8 9 #demo_retb 0x026: ret 0x027: irmovl $1, %eax bubble 0x027: irmovl $1, %eax bubble 0x027: irmovl $1, %eax bubble 0x00b: irmovl $5, %esi #return F D E M W F F F D D D E E E M M M W W W F F D D E E M M W W

  20. E_ icode D_ icode W icode valE valM dstE dstM M_ icode Cnd M icode valE valA dstE dstM Pipe E icode ifun valC valA valB dstE dstM srcA srcB control logic D_bubble D icode ifun rA rB valC valP F_stall F predPC

  21. Control Cases • Detection • Action

  22. E_ icode d_ srcB d_ srcA D_ icode W icode valE valM dstE dstM M_ icode M icode Cnd valE valA dstE dstM e_Cnd CC CC E_ dstM E_bubble Pipe E icode ifun valC valA valB dstE dstM srcA srcB control logic srcB srcA D_bubble D icode ifun rA rB valC valP D_stall F_stall F predPC

  23. Implementing Pipeline Control • Combinational logic generates pipeline control signals • Action occurs at start of following cycle

  24. Initial Version of Pipeline Control bool F_stall = # Conditions for a load/use hazard E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB } || # Stalling at fetch while ret passes through pipeline IRET in { D_icode, E_icode, M_icode }; bool D_stall = # Conditions for a load/use hazard E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB };

  25. Initial Version of Pipeline Control bool D_bubble = # Mispredicted branch (E_icode == IJXX && !e_Bch) || # Stalling at fetch while ret passes through pipeline IRET in { D_icode, E_icode, M_icode }; bool E_bubble = # Mispredicted branch (E_icode == IJXX && !e_Bch) || # Load/use hazard E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB};

  26. 1 1 1 2 2 2 3 3 3 Load/use Mispredict Mispredict ret ret ret ret ret ret ret ret ret ret ret ret M M M M M M M M M M M M Load bubble bubble bubble JXX JXX ret ret ret E E E E E E E E E E E E Use bubble bubble bubble bubble bubble bubble ret ret ret D D D D D D D D D D D D Combination A Combination B Control Combinations • Special cases that can arise on same clock cycle • Combination A • Not-taken branch • ret instruction at branch target • Combination B • Instruction that reads from memory to %esp • Followed by ret instruction

  27. 1 ret M E ret D 1 1 Mispredict Mispredict ret ret M M M M JXX JXX E E E E ret ret D D D D Combination A Control Combination A PC Instruction PC PC memory increment memory f_PC Fetch M_ valA Select PC W_ valM F predPC

  28. Control Combination A • Should handle as mispredicted branch • Stalls F pipeline register • But PC selection logic will be using M_valA anyhow

  29. Control Combination B Load/use ret • Would attempt to bubble and stall pipeline register D • Signaled by processor as pipeline error M M M M Load E E E E ret Use ret ret D D D D Combination B

  30. Handling Control Combination B • Load/use hazard should get priority • ret instruction should be held in decode stage for additional cycle

  31. Corrected Pipeline Control Logic bool D_bubble = # Mispredicted branch (E_icode == IJXX && !e_Cnd) || # Stalling at fetch while ret passes through pipeline IRET in { D_icode, E_icode, M_icode } # but not condition for a load/use hazard && !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB });

  32. Pipeline Summary • Data Hazards • Most handled by forwarding • No performance penalty • Load/use hazard requires one cycle stall • Control Hazards • Cancel instructions when detect mispredicted branch • Two clock cycles wasted • Stall fetch stage while ret passes through pipeline • Three clock cycles wasted

  33. Pipeline Summary • Control Combinations • Must analyze carefully • First version had subtle bug • Only arises with unusual instruction combination

More Related