1 / 8

Pipelined ADC

A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov. Pipelined ADC. We propose two variants: low power and reliability optimized. Proposed designs. 7 bit 28 mW 20 Msps reliability optimized ADC 9 bit 9 mW 20 Msps power optimized ADC. We plan to test.

Download Presentation

Pipelined ADC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov Pipelined ADC We propose two variants: low power and reliability optimized

  2. Proposed designs • 7 bit 28 mW 20 Msps reliability optimized ADC • 9 bit 9 mW 20 Msps power optimized ADC We plan to test

  3. Doubled number of S/H circuits ADCs features reliable low power • OpAmps and comparators are shared between adjacent stages

  4. Using only accurate and offset compensated comparators Using zero DC consumption dynamic comparators ADCs features (cont - 1) reliable low power

  5. Using maximum capacitor values and opamp currents for tolerable power ADCs features (cont - 2) reliable low power • Capacitor and opamp current values are scaled along down the pipeline

  6. ADC area comparison The low power ADC has a halved area comparable with reliable variant 1020 um reliable 420 um low power

  7. Higher degree of accuracy Functional redundancy No dynamic circuits – only relatively high static current comparators Reliability vs. low power reliable low power • Lower power consumption more then 2 times • Higher resolution • Lower area • Lower conversion latency – 6 cycles instead 8

  8. Conclusion We going to examine two ADC design with • Resolution 7 9 bits • Sampling Rate 20 20 Msps • Power consumption 28 9 mW • Input capacitance 1 0.7 pF • Supply voltage 1.8 1.8 V • Process 0.18um MM/RF UMC CMOS • Feature reliabilitylow power

More Related