1 / 16

Hamming Code Circuit (Detection)

Hamming Code Circuit (Detection). Mike Ra Caroline Choi Thuy Nguyen Christopher Gobok Advisor: Dave Parent May 11, 2005. Agenda. Introduction to Hamming Code Project Specifications Project Details (Schematic, Layout, etc.) Cost Analysis Conclusion/Lessons Learned.

ugo
Download Presentation

Hamming Code Circuit (Detection)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Hamming Code Circuit(Detection) Mike Ra Caroline Choi Thuy Nguyen Christopher Gobok Advisor: Dave Parent May 11, 2005

  2. Agenda • Introduction to Hamming Code • Project Specifications • Project Details (Schematic, Layout, etc.) • Cost Analysis • Conclusion/Lessons Learned

  3. What is Hamming Code? • Error detection scheme • Utilizes multiple parity bits to generate a “codeword” that corresponds to the error bit. (Consistent with other error correction and detection schemes, where there is an increase in overhead). • Correction is possible through hardware or software

  4. Block Diagram 4 4 7 DECODER ENCODER 3

  5. Specifications: • Decoder: • input – 7 data bits • output – 4 data bits & • 3 codeword bits • Encoder: • input – 4 data bits • output – 7 data bits • Circuit Specs: • Clock Frequency : 200Mhz • Supply Voltage : 5 V • Load Capacitance : 30fF

  6. Longest Path Calculations Note: All widths are in microns and capacitances in fF tPHL= tPLH = (5ns)/(14LL) = 0.35ns

  7. Schematic

  8. Layout

  9. Verification

  10. Verification

  11. Simulation

  12. Simulation

  13. Cost Analysis # of hours spent Verifying logic 12 Verifying timing 25 Layout 40 Post extracted timing 3 ------------------ Total = 80 hours @ a rate of $150/hr, this project would have cost $12,000!

  14. Summary • Complete Circuit: • Clock Frequency : 315 Mhz • Area : 289.95 x 151.5 microns • Power : 3.78 mW • Load Capacitance : 30 fF

  15. Conclusion/Lessons Learned • Start Early • Expose yourself to the tool before starting • Layout – Design in blocks (cell based) and then instantiate them to minimize error • Test at every different phase • Ask other students with experience for help

  16. Acknowledgements /References • Thanks to Dr. Parent • Thanks to John (Dr. Parents T.A.) • Fellow Students • Ando, Hisashige & Fujibu Ltd. F4 Microprocessor Design Forum. “Robust Design Solutions for Nano-scale Circuits. 2005 • Rowan University. “Electronics II – VLSI Design” Lab 6 – The Design and Layout of an Encoder/Decoder that Simulates the Hamming Error Correcting Code. http://users.rowan.edu/~head/spring05/vlsi/ ADK_HAMMING_Lab6_S05.doc • Unv. Of New Brunswick. “EE4253 Digital Communications”. Error Correction and the Hamming Code. http://www.ee.unb.ca/ /tervo/ee4253/hamming.htm. 2002

More Related