70 likes | 165 Views
Instruction Set Overview. CLRA, CLRB. Chart from pg 483 of textbook Note: OpCode, Number of bytes, cycles to execute Note: Sets & Resets some condition codes. DECA, DECB, DEC memory (pg 483). Dec memory supports different addressing modes:
E N D
CLRA, CLRB • Chart from pg 483 of textbook • Note: OpCode, Number of bytes, cycles to execute • Note: Sets & Resets some condition codes
DECA, DECB, DEC memory (pg 483) Dec memory supports different addressing modes: EXT means Extended – the entire 16-bit memory address is included in the instruction IND, X - Indexed Addressing (pg 75), using the X index register, and an 8-bit offset to create the effective address. Note the number of additional cycles required: the memory must be loaded, decremented and stored back to memory. This shows that our microcontroller is a CISC computer.
Load Instructions LDAA & LDAB load memory to 8-bit registers. Multiple addressing modes: IMM – Immediate, load a constant DIR – Direct Addressing, uses an address, but the upper byte is always 00 – so is usable only for a small range of memory.