1 / 9

Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli

Phase detector:. Loop filter:. VCO:. Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli. Figure 1: Basic PLL building blocks. Phase Detector Design. Figure 2: Phase Frequency Detector and the Loop Filter. Figure 3: PD and Loop Filter responses to input transients.

Download Presentation

Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Phase detector: • Loop filter: • VCO: Phase Locked Loop (PLL) DesignbyAkin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks

  2. Phase Detector Design Figure 2: Phase Frequency Detector and the Loop Filter Figure 3: PD and Loop Filter responses to input transients

  3. Voltage Controlled Oscillator Figure 4: The schematics of the VCO Figure 5: Schematics of the Current Pumps

  4. Design Considerations for the VCO Figure 6: I-Vin for Current Pumps Figure 7: Vin-fosc Relation

  5. Ripple Carry Counter Figure 8: The Schematics of the 10-Bit Input Counter

  6. PLL Building Blocks and Design Considerations Revisited Figure 8: Overall PLL Schematics

  7. Pspice Simulation Result I Figure 10: Reference Clock and the Output of the Counter

  8. Pspice Simulation Result II Figure 11: Loop Filter and VCO Inputs

  9. Pspice Simulation Result III Figure 12: VCO Output at the Start and the End of the Simulation

More Related