1 / 24

System On Chip

System On Chip. Outline. System on Chip ( SoC ) – Introduction. DSP. ASIC. Data, processing, communication integrated into single chip- SoC. Memory. CPU. Interconnect. System of Chip Components. http://low-powerdesign.com/cadence_karnane.htm. Set top box. Why System on Chip.

xerxes
Download Presentation

System On Chip

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. System On Chip

  2. Outline System on Chip

  3. System on Chip (SoC) – Introduction DSP ASIC • Data, processing, communication integrated into single chip- SoC Memory CPU Interconnect System on Chip

  4. System of Chip Components http://low-powerdesign.com/cadence_karnane.htm Set top box System on Chip

  5. Why System on Chip LCD, TFT display Video camera GPS 802.11 LAN Keypad Camera Radio http://www.c-p-e.be/cypros/ Compact Flash System on Chip

  6. System on Chip Examples Small Systems Electronic Tagging Smart Card System on Chip

  7. System on Chip Examples Micro controller Washing machine microwave System on Chip

  8. System on chip examples Automatic Braking systems http://infocars365.com/category/car-care-tips/page/2 Camera System on Chip

  9. Research • Interconnect topologies • e.g. bus • Hybrid modules, Analog, Digital, ASIP, i.e. integration of mixed signal elements. • On chip communication, power, switching delay, performance such as throughput. • Hardware software co design for reuse. Mixed Signal (integrated analog blocks such as A to D and D to A converters, phase-locked loops, and adaptive filters.) System on Chip

  10. Traditional architecture • Current NOC (arteris.com) System on Chip

  11. Interconnect topologies • Bus • Star • Cube • Tree • Spin System on Chip

  12. PCIe • Standard local I/O bus * • Allows interconnect speeds upto 10-100 GHz • Advantage, • Interconnect speed • Easy plug and play • Processor independent • Scalable with grouping lanes 1to 32 • How PCI e works? • Links are negotiated and configured on power up of processor. • Establishes point to point connection with help of a switch. • http://zone.ni.com/devzone/cda/tut/p/id/3767 • http://computer.howstuffworks.com/pci-express2.htm Device A Device B 1x, 2x, 4x, 8x, 16x, 32x serial data links clk clk System on Chip

  13. PCI serial and parallel http://computer.howstuffworks.com/pci-express1.htm System on Chip

  14. Intel Atom N450 – Development board • Intel® Atom™ Processor N450 with integrated graphics/memory controller, 512KB L2 cache. • X4 DMI(Direct Media Interface)interface • 667MT/s DDR2 Memory Interface • CRT, VGA, Single channel 18-bit LVDS • Graphics render core frequency @ 200MHz System on Chip

  15. Development board System on Chip

  16. Architecture and Interface of System on Chip

  17. System Chip – Advantages and Issues • Advantages • Easily reprogrammable, reuse of Intellectual property. • Lower chip area, reduce in silicon • Low cost • Issues • On chip routing and timing. • Limitations of On chip resources System on Chip

  18. Summary • System on chip is about integrated design of complex systems into a single chip. It deals with management of on chip Hardware and Software. • The research in this area is about on chip communication, power, performance and resource management within the chip. • PCIe is the industry standard bus for plug and play IO devices. • Example of SoC: Intel Atom board N450 System on Chip

  19. Modelling and Estimating the Energy Consumption of Embedded Applications and Operating Systems System on Chip

  20. Objective • Multi-layer power and energy estimation approach for embedded applications and operating systems. • Estimation of energy consumption at various abstractions System on Chip

  21. Method • Providing power estimates for different sources of power consumption • Scheduling • Interprocess communication • Context switch • Peripherals System on Chip

  22. System on Chip

  23. Energy and power overhead of • OS timer interrupt • IPC Inter process communication • Memory access : • Model for buffered i/o • Self cached i/o System on Chip

  24. Results Energy estimation for MPEG system System on Chip

More Related