1 / 3

CSCE430/830 Computer Architecture Spring 2004

CSCE430/830 Computer Architecture Spring 2004. Instructor: Dr. Hong Jiang Teaching Assistants: Hailong Cai & Zhimin Wang Department of Computer Science & Engineering University of Nebraska-Lincoln Classroom: 112 Ferguson Hall; Time: 11:00-12:15pm, T&Th

africa
Download Presentation

CSCE430/830 Computer Architecture Spring 2004

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CSCE430/830 Computer ArchitectureSpring 2004 Instructor: Dr. Hong Jiang Teaching Assistants: Hailong Cai & Zhimin Wang Department of Computer Science & Engineering University of Nebraska-Lincoln Classroom: 112 Ferguson Hall; Time: 11:00-12:15pm, T&Th Office Hour: 1:00pm-2:30pm, T&Th; Office: 215B Ferguson TA Office Hour (Cai): 1:30pm-2:30pm, T&Th, 5.4 501 Building TA Office Hour (Wang): 2:30pm-3:30pm, M&F, 2.5 501 Building <jiang,hcai,zwang>@cse.unl.edu Cse.unl.edu/~jiang/cse430

  2. Course Syllabus • Description: 430/830. Computer Architecture (3 cr) Prereq: CSCE 230, 230L, 310 (Coreq: Math 380 or EE 410) or permission. Addresses the architecture of single-processor (Von Neumann or SISD) computer systems, with an emphasis on performance estimation. Topics: Memory Systems, including technologies, hierarchies, interleaving, virtual memory, cache implementation; Communications & I/O, including bus architectures, arbitration, I/O processors,DMA; Processor Architectures, including RISC & CISC approaches, pipelining in a single-processor system. Credit not applicable toward graduate degree in computer science. • Course Schedule: An overview and tentative (and approximate) schedule of the course is listed below:

  3. Course Syllabus (cont.) Grading Policy: • Pre-requisite exam will be given on the Wednesday of the first week, with preparation materials provided during the very first class. • One midterm exam will be given at around mid-semester time. • One design and implementation project will be assigned to students working in teams of 3-4 to design and implement a special-purpose pipelined processor. • 4-5 homework assignments will be given. Each is due in class on its specified due date. Late work is penalized 20% per day. Once solutions are published, late work cannot be accepted for credit. • While collaboration on homework is permitted, blatant copying will not be tolerated. Violators, if caught, will subject to penalties ranging from a zero for the homework assignment in question to an F grade for the course, depending on the severity of the violation. • Final Grade will be generated according to the weight associated with each component listed below: Pre-requisite Test: 5%; Homework Assignment: 25%; Midterm Exam: 35%; Project: 35%; Textbook: John L. Hennessy and David A. Patterson, Computer Architecture -- A Quantitative Approach, 3rd Edition, Morgan Kaufmann Publishers Inc., 2002.

More Related