1 / 51

COPING WITH INTERCONNECT

Explore the nature and impact of interconnect parasitics in integrated circuits. Understand the capacitance and resistance effects, analyze inductive effects, and learn techniques to counter clock skew and capacitive crosstalk. Discover ways to reduce RC-delay, choose the right pin, and optimize packaging and bonding techniques.

andrewbennett
Download Presentation

COPING WITH INTERCONNECT

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. COPING WITH INTERCONNECT

  2. Impact of Interconnect Parasitics

  3. Nature of Interconnect

  4. INTERCONNECT

  5. Capacitance: The Parallel Plate Model

  6. Typical Wiring Capacitance Values

  7. Fringing Capacitance

  8. Fringing Capacitance: Values

  9. How to counter Clock Skew?

  10. Interwire Capacitance

  11. Interwire Capacitance

  12. Impact of Interwire Capacitance

  13. Capacitance Crosstalk

  14. How to Battle Capacitive Crosstalk

  15. Driving Large Capacitances

  16. Using Cascaded Buffers

  17. tp in function of u and x

  18. Impact of Cascading Buffers

  19. Output Driver Design

  20. How to Design Large Transistors

  21. Bonding Pad Design Bonding Pad GND 100 mm Out VDD Out In GND

  22. Reducing the swing • Reducing the swing potentially yields linear reduction in delay • Also results in reduction in power dissipation • Requires use of “sense amplifier” to restore signal level

  23. INTERCONNECT

  24. Wire Resistance

  25. Interconnect Resistance

  26. Dealing with Resistance

  27. Polycide Gate Mosfet

  28. Modern Interconnect

  29. RI Introduced Noise

  30. Power and Ground Distribution

  31. Electromigration (1)

  32. Electromigration (2)

  33. RC-Delay

  34. RC-Models

  35. Reducing RC-delay Repeater

  36. The Ellmore Delay

  37. Penfield-Rubinstein-Horowitz

  38. INTERCONNECT

  39. Inductive Effects in Integrated Circuits

  40. L di/dt

  41. L di/dt: Simulation

  42. Choosing the Right Pin

  43. Decoupling Capacitors

  44. Packaging

  45. Bonding Techniques

  46. Tape-Automated Bonding (TAB)

  47. Flip-Chip Bonding

  48. Package-to-Board Interconnect

  49. Package Types

  50. Package Parameters

More Related