150 likes | 464 Views
FPGA Implementation of Multicore AES 128/192/256 . By: William Whitehouse. Objectives. Design an FPGA that is capable of AES encryption and decryption with 128, 192, and 256 bit keys. Optimize encryption/decryption throughput by implementing multiple cores
E N D
FPGA Implementation ofMulticore AES 128/192/256 By: William Whitehouse
Objectives • Design an FPGA that is capable of AES encryption and decryption with 128, 192, and 256 bit keys. • Optimize encryption/decryption throughput by implementing multiple cores • Synthesize multi-core design and generate a simulated throughput
AES Core Modules • Used AES Core Modules developed by Jerzy Gbur • Contains: • key_expansion.vhd – 128, 192, or 256 bit key expansion module • aes_enc.vhd – AES encryption module • aes_dec.vhd – AES decryption module
AES Design Synthesis • Target FPGA: Xilinx Virtex 5 XC5VLX110
Growth Opportunities • Add more Enc/Dec inputs and 11-core modules • Optimize the design for size • Allow the key to be different for each core • Use different AES Core
Questions • Design is located at: http://code.google.com/p/multicore-aes-fpga/ • If you have any questions please email me at: wdwhiteh@iastate.edu