1 / 6

CERN involvement in RD53 IPs

CERN involvement in RD53 IPs. Jorgen Christiansen / PH-ESE. CERN 65nm support. Setting up 65nm frame contract & NDA Defining and subcontracting basic design flow tool chain Basic radiation testing/qualification to ~ 100Mrad Technical support and MPW: IMEC

austin
Download Presentation

CERN involvement in RD53 IPs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CERN involvement in RD53 IPs Jorgen Christiansen / PH-ESE

  2. CERN 65nm support • Setting up 65nm frame contract & NDA • Defining and subcontracting basic design flow tool chain • Basic radiation testing/qualification to ~100Mrad • Technical support and MPW: IMEC • IPs: Basic design blocks needed by “everybody” • Subset of standard cell library that can stand high radiation • Rad hard RAM generator: IMEC (on-going) • 12bit slow monitoring ADC: Subcontracted (on-going) • Basic bandgap reference: Subcontracted (on-going) • Basic Core transistor IO: Subcontracted (on-going) Radiation tolerance to 1Grad to be verified !. Can be used as starting point for RD53 specific IP’s

  3. Other (CERN) 65nm projects • Clic-pix: Part of RD53 • Working and tested prototype • Not (yet) radiation tested to RD53 levels • Contains typical pixel building blocks: Pre-amp, Disc, TOT, Threshold adjust DAC, Biasing DAC, , • Made for low radiation levelsbut can possibly be modified • Other groups interested ? • LPGBT: New opto-link chipset for phase2 upgrades • <100Mrad as can probably not be made to work at 1Grad • Very high speed circuits • 5Gbits/s low power, 10Gbits/s high rate • Specification starting, Design has not yet started • Needed “IPs”: Bandgap, PLL’s, DLL’s, serializer, de-serializer, SLVS IO, E-link interface, control interface (I2C), etc. • Theseblocks have already been made for GBT in 130nm • CMS and ATLAS pixels relies on LPGBT for readout • Strong collaboration on readout maker sense • CMS track trigger: MPA: Macro pixels • Macro pixel Front-end under design (Jan Kaplon) • “high capacitance” pixel/strixel • General architecture defined and simulated • Global design effort starting • RD53 institutes part of this effort: CERN, Bergamo • <100Mrad • CERN MediPIX/TimePIX/DosePIX • Not yet engaged in 65nm pixel designs but this will most like come (1-2 years ?) • Extensive experience with large pixel chips in 250nm and 130nm • Low radiation Optimize synergy/sharing with these projects can be highly beneficial for all

  4. Backup – SRAM/IO

  5. SRAM

  6. IO

More Related