90 likes | 205 Views
fADC125 Status Cody Dickover. Procurement Testing Firmware Future work. Hall D Collaboration. June 3 rd , 2013. fADC125V2 – 125 MSPS Pipelined Flash ADC (Gerard V, Cody D, FJB). Production Status Currently in Production 175 out of 217 received (~80%)
E N D
fADC125 Status Cody Dickover • Procurement • Testing • Firmware • Future work Hall D Collaboration June 3rd, 2013
fADC125V2 – 125 MSPS Pipelined Flash ADC (Gerard V, Cody D, FJB) Production Status • Currently in Production • 175 out of 217 received (~80%) • 45 delivered Friday 5/31/2013 • Working with QA on manufacturing issues • Final delivery due 6/14/2013
fADC125V2 – 125 MSPS Pipelined Flash ADC (Gerard V, Cody D, FJB) Production Issues • First articles • 40 first articles • ~30% failure rate • Main issues related to “mixed” board • Full Production • MTEQ hired contractor to aid QA • Down to ~13% failure rate (~70 units) • Weekly conference calls
fADC125V2 – 125 MSPS Pipelined Flash ADC (Gerard V, Cody D, FJB) • Testing Status • 118 units tested (~54%) • Working RMA’s with MTEQ QA • Single board tests ongoing • Full crate testing begun • Temperature probe • Noise histogram • Thanks to Ed J.
fADC125V2 – 125 MSPS Pipelined Flash ADC (Gerard V, Cody D, FJB) • Some temperature data • Fan speed 3000 RPM • Temp Celcius • Probe location ADCs
fADC125V2 – 125 MSPS Pipelined Flash ADC (Gerard V, Cody D, FJB) • Noise Histogram • Sample of 2000 point waveform capture • 12 bit • Open input, midscale offset • RMS for these 3 CH: 0.47, 0.46, 0.51 • Prototype RMS ~0.52
fADC125V2 – 125 MSPS Pipelined Flash ADC (Gerard V, Cody D, FJB) Firmware development • Testing_v1 currently in trial w/new interface • Integrated some new features from test bed • Clock select, trigger select, unique ID • 3 boards sent to Naomi J. at CMU for work on front end algorithms • New “official release” still in progress • New driver, thanks to Bryan Moffit
Future work • Continue firmware integration, update register maps • Continue full crate testing, low level DC check • Data formatting • Develop infrastructure and eventually algorithms (in collab with CDC/FDC groups) for onboard signal processing