1 / 6

The ARM7TDMI Processor

The ARM7TDMI Processor. Block Diagram Vector Table Exception Priorities and Interrupts JTAG Interface. mclk wait* eclk bigend irq* fiq* isync reset* enin* enout* enouti* abe ale ape dbe tbe busen highz busdis ecapclk dbgrq breakpt dbgack exec* extern1 extern0 dbgen

berk-santana
Download Presentation

The ARM7TDMI Processor

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. The ARM7TDMI Processor Block Diagram Vector Table Exception Priorities and Interrupts JTAG Interface

  2. mclk wait* eclk bigend irq* fiq* isync reset* enin* enout* enouti* abe ale ape dbe tbe busen highz busdis ecapclk dbgrq breakpt dbgack exec* extern1 extern0 dbgen rangeout0 rangeout1 dbgrqi commrx commtx opc* cpi* cpa cpb Vdd Vss ARM7TDMI Core A[31:0] Din[31:0] Dou[31:0] D[31:0] bl[3:0] r*/w mas[1:0] mreq* seq lock trans* mode*[4:0] abort Tbit tapsm[3:0] ir[3:0] tdoen* tck1 tck2 screg[3:0] drivebs ecapclkbs icapclkbs highz* pclkbs rstclkbs sdinbs sdoutbs shclkbs shclk2bs TRST* TCK TMS TDI TDO The ARM7TDMI Clock Control Configuration Clock Control Interrupts Initialization Configuration Bus Control Interrupts Initialization Debug Boundary Scan Extensions Coprocessor Interface JTAG Controls Power

  3. The ARM Vector table The ARM Vector Table 0xFFFF FFFF 32-bit Memory Space 0x0000 0000

  4. Exception Priorities • Highest Priority Reset Data Abort FIQ IRQ Prefetch Abort Undefined, SWI • Lowest Priority • NOTES: • Data Abort, Prefetch Abort, and Undefined Represent Unexpected and Erroneous Software Operation. • IRQ is most common exception during run-time.

  5. IRQ and FIQ Interrupts Gen Module ARM7TDMI Core IRQ FIQ BBus Net+ARM ASIC • NOTES: • There is no direct external access to either IRQ of FIQ. • FIQ can occur while FIRQ is being processed.

  6. JTAG Debugger Interface ARM7TDMI Core TRST* TCK TMS TDI TDO BBus Net+ARM ASIC

More Related