1 / 28

FPGA and CADs

FPGA and CADs. Presented by Peng Du & Xiaojun Bao. INRTODUCTION. The History of Programmable Logic. Highest Density FPGAs in The Industry Up to XC2V8000 (8 million systems gates, 104,832LCs) Up to 1108 user I/O’s in the most advance package offering (FG1152, and FG1517.

britanni-singleton
Download Presentation

FPGA and CADs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. FPGA and CADs Presented by Peng Du & Xiaojun Bao

  2. INRTODUCTION The History of Programmable Logic

  3. Highest Density FPGAs in The Industry • Up to XC2V8000 (8 million systems gates, 104,832LCs) • Up to 1108 user I/O’s in the most advance package offering (FG1152, and FG1517 Virtex-II Platform FPGA from Xilinx

  4. FPGA Programming Technologies • SRAM Programming Technology Anti-fuse Programming Technology Erasable Programming Technology

  5. FPGA Architecture All FPGAs are composed of three fundamental components: Logic blocks I/O blocks Programmable routing

  6. A Generic FPGA I/O block Programmable routing Logic block

  7. FPGA Logic Block Architecture Look-up Table (LUTs) The logic block used in an FPGA strongly influences the FPGA speed and area-efficiency. While many different logic blocks have been used in FPGAs, most current commercial FPGAs use logic blocks based on:

  8. Structure of LUT

  9. Use Different Input LUTs to Implement A Boolean Function

  10. Number of Blocks and Block Area 800 50 Number of Blocks Block Area 700 30 600 500 10 3 4 5 6 7 2 Number of inputs

  11. Structure of Cluster-based Logic Block

  12. FPGA Routing Architecture Commercial FPGAs can be classified into the four groups, based on their routing architecture. • Island – Style FPGA • Row – Based FPGA • Sea – Gates FPGA • Hierarchical FPGA

  13. The Four Classes of FPGA

  14. An Island – Based FPGA

  15. Example channel segmentation distribution

  16. SRAM Programming Technology

  17. Advantages and Disadvantages of SRAM Programming • The major advantage of this technology is that FPGA can be reconfigured (in-circuit) very quickly and can be produced using a standard CMOS process technology. • The chip area required by SRAM approach is relatively large.

  18. Anti-fuse Programming Technology An anti-fused normally presents a high-impedance state but can be “fused” into a low-impedance state when programmed by a high voltage. The anti-fuse used in each of FPGAs from different company differs in construction . But their function is the same.

  19. Actel anti-fuse – PLICE

  20. Quicklogic anti-fuse - ViaLink

  21. Advantages and Disadvantages of Anti-fuse Programming • Anti-fuses chip area are small and Anti-fuses have a significantly lower on resistance and parasitic capacitance than transistors, reducing RC delays in the routing. • The major disadvantages of anti-fuses is that their manufacture requires modifications to the basic CMOS process.

  22. Introduction This technology is the same as that used in EPROM and EEPROM memories.

  23. EPROM programming Technology

  24. Advantages and Disadvantages of EPROM and EEPROM Programming • The major advantage of EPROM is that it requires re-programmable but do not require external storage. EEPROM can be re-programmed in-circuit. • A disadvantage of EPROM is that the resistor consumes static power. And EEPROM requires more chip area and multiple voltage sources.

More Related