1 / 5

“Embedded” RAMP Workshop

“Embedded” RAMP Workshop. 8/23/06 bee2.eecs.berkeley.edu/wiki/embedded. 100-1000 Core CMPs. RAMP Project. 1-10 Core SoCs. 1M Processor SuperComputers. Schedule:. 10:00-10:15 Introductions, etc. 10:15-11:00 Wawrzynek, Asanovic (UCB) RAMP Vision and Infrastructure

Download Presentation

“Embedded” RAMP Workshop

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. “Embedded” RAMP Workshop 8/23/06 bee2.eecs.berkeley.edu/wiki/embedded

  2. 100-1000 Core CMPs RAMP Project 1-10 Core SoCs 1M Processor SuperComputers

  3. Schedule: 10:00-10:15 Introductions, etc. 10:15-11:00 Wawrzynek, Asanovic (UCB) RAMP Vision and Infrastructure 11:00-11:30 Uli Ramacher (Infineon) Mass Mark Applications Driving MPSoC and Design Challenges 11:30-12:00 Ulrich Ruecker (HNI, Paderborn University) High-level Desc. of Instructions Sets and Compi. Generation 12:00-12:30 Wolfgang Raabs (Infineon) Virtual Prototype and Design Flow 12:30-1:30 Lunch 1:30-2:00 Kurt Keutzer (UCB) Mapping task graphs to processors in large multiprocessor systems 2:00-2:30 Chen Chang (BEECube) Hardware and Tools for Architecture Exploration 2:30-3:30 Free Discussion

  4. RAMP Blue Prototype • 8 BEE2 modules (32 “user” FPGAs) • 8 100MHz. MicroBlaze cores / FPGA = 256 cores • Full star-connection between modules • Diagnostics running today, applications (UPC) this week

  5. RAMP Blue Prototype - Module in 2u Case

More Related