1 / 13

Improved Design of High-Performance Parallel Decimal Multipliers

Improved Design of High-Performance Parallel Decimal Multipliers. Han Liu Supervisor: Seok-Bum Ko Electrical & Computer Engineering Department 2010-Mar-9. Outline. Information of literature Background Decimal Coding

carsyn
Download Presentation

Improved Design of High-Performance Parallel Decimal Multipliers

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Improved Design of High-Performance Parallel Decimal Multipliers Han Liu Supervisor: Seok-Bum Ko Electrical & Computer Engineering Department 2010-Mar-9

  2. Outline • Information of literature • Background • Decimal Coding • Partial Product Generation • Multiplier Architecture • Partial Product Reduction • Comparison • Conclusion

  3. Information of literature Improved Design of High-Performance Parallel Decimal Multipliers Alvaro Vazquez, ElisardoAntelo, and Paolo Montuschi IEEE TRANSACTIONS ON COMPUTERS 2009 Nov.

  4. Background • Multiplication Operation • Parallel and Serial Multiplication • How to add the partial product together • Tradeoff of Area and Latency

  5. Decimal Coding Fast ×5 and ×2 with coding conversion (no carry propagation) N_5211 × 2 (LS2) = 2N_4221 N_4221 × 5 (LS3) = 5N_5211

  6. Partial Product Generation 1/3 For calculating X10 × Y10, we need {0, X, 2X, 3X, … , 9X}, this is called partial product SD Radix-10: convert Decimal set {0,…,9} to SD set {-5,…,0,…,5}, then Only {0, X, 2X, 3X, 4X, 5X} are needed to be implemented. SD Radix-5: Y=5 × YU+ YL, then Only YU set {0, 5X, 10X} and YL set {-2X, -X, 0, X, 2X} are needed to be implemented.

  7. Partial Product Generation 2/3 Radix-5 PP Generation

  8. Partial Product Generation 3/3 Radix-10 SD PP Generation

  9. Multiplier Architecture Radix-10 Parallel Multiplier Radix-5 Parallel Multiplier

  10. Partial Product Reduction

  11. Comparison [9] L. Dadda [20] T. Lang [12 13 19] M. J. Schulte

  12. Conclusion • SD radix-10 and radix-5 parallel multiplication are interesting option for higher performance with moderate area • For higher performance the choice is the SD radix-5 architecture, although both designs have very close figures.

  13. Question Thanks!

More Related