1 / 11

C++TESK-SystemVerilog united approach to simulation-based verification of hardware designs

C++TESK-SystemVerilog united approach to simulation-based verification of hardware designs. Mikhail Chupilko Institute for System Programming of RAS http://hardware.ispras.ru. Outline. Hardware verification activities SystemVerilog C++TESK Case study Conclusion.

cherie
Download Presentation

C++TESK-SystemVerilog united approach to simulation-based verification of hardware designs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. C++TESK-SystemVerilog united approach to simulation-based verification of hardware designs Mikhail Chupilko Institute for System Programming of RAS http://hardware.ispras.ru

  2. Outline • Hardware verification activities • SystemVerilog • C++TESK • Case study • Conclusion

  3. Hardware Verification Activities • Requirement analysis • Specification refinement • Simple constraint-random based testing • Complicated functional FSM-based testing • Found errors correcting • Test coverage estimating

  4. SystemVerilog Tests Development • SystemVerilog provides powerful means widely used for hardware verification purpose • Several verification technologies like OVM • Closer to verification engineers than C++ • There is no special pipeline-oriented FSM-based methodology

  5. C++TESK Short Description • Developed approach • Open source C++ library • Successor of CTESK – useful toolkit for software verification by means of formal models • Contribution: FSM traverser, reaction ordering checking, different abstraction levels, merging of a set of test systems

  6. Approach: The Common View

  7. Stimuli Generator • Random-based generation • FSM-based generation Current state function State DUV’s Model Stimuli list

  8. Reaction Checker

  9. Case Study

  10. Conclusion • The approach provides additional verification functionality • Quick start with a CDV and reuse of reference models for complicated FSM-based stimuli generation

  11. Thank you

More Related