200 likes | 214 Views
ECE/CS 352 Digital Systems Fundamentals. Spring 2001 Chapter 2 Part 7. Tom Kaminski & Charles R. Kime. NAND and NOR Implementation. NAND Gates. NAND Gates (Cont.). NAND Implementation. NAND Implementation (Cont.). Degenerate AND Term. NAND-NAND Example. NAND-NAND Example. NOR Gates.
E N D
ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 Part 7 Tom Kaminski& Charles R. Kime ECE/CS 352 Digital System Fundamentals
NAND and NOR Implementation ECE/CS 352 Digital System Fundamentals
NAND Gates ECE/CS 352 Digital System Fundamentals
NAND Gates (Cont.) ECE/CS 352 Digital System Fundamentals
NAND Implementation ECE/CS 352 Digital System Fundamentals
NAND Implementation (Cont.) ECE/CS 352 Digital System Fundamentals
Degenerate AND Term ECE/CS 352 Digital System Fundamentals
NAND-NAND Example ECE/CS 352 Digital System Fundamentals
NAND-NAND Example ECE/CS 352 Digital System Fundamentals
NOR Gates ECE/CS 352 Digital System Fundamentals
NOR Implementation ECE/CS 352 Digital System Fundamentals
Useful Transformations ECE/CS 352 Digital System Fundamentals
Graphical Transformations ECE/CS 352 Digital System Fundamentals
General Two-level Implementations ECE/CS 352 Digital System Fundamentals
General Implementations (Cont.) ECE/CS 352 Digital System Fundamentals
Implementation Example ECE/CS 352 Digital System Fundamentals
Implement F in AND-NOR form Implement the network: ECE/CS 352 Digital System Fundamentals
Multi-level NAND Implementations • Add inverters in two-level implementation into the cost picture • Attempt to “combine” inverters to reduce the term count • Attempt to reduce literal + term count by factoring expression into POSOP or SOPOS ECE/CS 352 Digital System Fundamentals
Multi-level NAND Example 1 • F = A B’ + A C’ + B A’ + B C’ = A A’ + A B’ + A C’ + B A’ + B B’ + B C’ = A (A’ + B’ + C’) + B (A’ + B’ + C’) 15 inputs and 8 gates* 7 inputs and 4 gates A B F C * Counting inverters (NOTS) as 1 input and 1 gate ECE/CS 352 Digital System Fundamentals
Multilevel NAND Example 2 • F = AB + AD’ + BC + CD’12 inputs & 5 gates = A(B + D’) + C(B + D’)8 inputs & 5 gates A B F D C ECE/CS 352 Digital System Fundamentals