HW/SW Co-design
HW/SW Co-design. Lecture 5: Lab 3 – Active HW Accelerator Design. Course material designed by Professor Yarsun Hsu, EE Dept, NTHU RA: Yi-Chiun Fang, EE Dept, NTHU. Outline. Active Hardware Design Co-designed System on FPGA. ACTIVE HARDWARE DESIGN. Active Hardware.
268 views • 14 slides