70 likes | 101 Views
FPGA PID DC Motor Controller Galt Design, Inc. Short Description. PID control of DC Motor through PWM pulsing of H_Bridge Takes input from Quadrature decoder for position information PID, deadband, integrator_limit, ramping, timeout settings available
E N D
Short Description • PID control of DC Motor through PWM pulsing of H_Bridge • Takes input from Quadrature decoder for position information • PID, deadband, integrator_limit,ramping, timeout settings available • Available in both Verilog and VHDL HDL code • Can be used in both FPGA and ASIC designs • DC Motor Timeout detector. Shuts down drive if motor jams.
PID Thermal controller FPGA PID motor controller FPGA Example Done Interrupt Requested position, parameters CPU interface PID DC Motor Controller 1 DC_motor H-Bridge 2 32 Quadrature counter Quadrature
Accumulator * * * Quadrature Encoder Input PID Motor Control Diagram Derivative Gain Register D term Temperature Setpoint Register Integral Gain Register Positive or Negative PWM pulses to DC Motor H-bridge - I term Error P term Proportional Gain Register
Example FPGA Code Organization Quadrature_decoder.v dc_motor_control.v Pid_controller.v Dc_motor_timeout.v
Contact information • Contact us with questions or for a quote: • pid@galtdesign.com