1 / 18

Chapter 17 - 18

Chapter 17 - 18. Hardwired vs Microprogrammed Control Multithreading Multicore Computers Summary of Parallel Organizations Recap of Course Final Exam: Next Thursday- Same time / same place. Hardwired Control. Hard Wired Control (State machine - Combinational Logic).

devlin
Download Presentation

Chapter 17 - 18

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Chapter 17 - 18 Hardwired vs Microprogrammed Control Multithreading Multicore Computers Summary of Parallel Organizations Recap of Course Final Exam: Next Thursday- Same time / same place

  2. Hardwired Control Hard Wired Control (State machine - Combinational Logic)

  3. Microprogrammed Control Micro-Control Memory Note: Assume we begin in State A Sequencer: Micro-Control Memory

  4. Definitions of Threads and Processes • Process: • An instance of program running on computer • Thread: dispatchable unit of work within process • Includes processor context (which includes the program counter and stack pointer) and data area for stack • Threads execute sequentially, but are Interruptible • the processor can turn to another thread • Thread switch • Switching processor between threads within same process • Typically less costly than process switch

  5. Implicit and Explicit Multithreading • Explicit Multithreading is Concurrently executing instructions from different explicit threads • Instructions are Interleaved from different threads on shared pipelines or executed in Parallel on separate pipelines • Implicit multithreading is concurrent execution of multiple threads extracted from a single sequential program • Implicit threads are defined statically by the compiler or dynamically by hardware

  6. Scalar Threading

  7. Multiple Instruction Issue Threading

  8. Parallel Diagram

  9. Multicore Organization Alternatives

  10. Intel x86 Multicore OrganizationCore i7 • Released November 2008 • Speculative pre-fetch for caches • Simultaneous multi-threading (SMT) • 4 SMT cores, each supporting 4 threads  appears as 16 cores • On chip DDR3 memory controller • Three 8 byte channels (192 bits) giving 32GB/s • QuickPath Interconnection • Cache coherent point-to-point link • High speed communications between processor chips • 6.4G transfers per second, 16 bits per transfer • Total bandwidth 25.6GB/s

  11. Intel Core i7 Block Diagram .3 ns/B !

  12. Intel Core i7approx 45x45 mm 45 nm feature size

  13. Parallel Processor Architecture Summary Very Tightly Coupled Tightly Coupled Moderately Coupled

  14. MultiCore Organization(Very tightly Coupled or Single Processor)

  15. Symmetric Multiprocessor (SMP) Organization(Tightly Coupled)

  16. Non-Uniform Memory Access (NUMA) Organization(Moderately Coupled)

  17. Cluster Organization(Loosely Coupled)

More Related