Download
1 / 21
210 likes | 230 Views
Explore the status of the "Digital EMC project" by Junfeng Zhou and Wim Dehaene, focusing on CSL logic style, its benefits over CMOS and NMOS, and its impact on mixed-mode automotive electronics design. Discover CSL's static and dynamic characteristics, noise margin, and the effect of decoupling capacitance. Dive into power management solutions, clock skew reduction, and spread spectrum clocking for emission control. See the results through comparative analysis, spectrum and power analyses, and promising reduction advancements.
E N D
AID–EMC: Low Emission Digital Circuit Design Status of the “Digital EMC project” Junfeng Zhou Wim Dehaene
Logic styles under investigation Logic style • Standard CMOS logic • Pseudo NMOS logic • CSL (CMOS Current Steering Logic) • MCML (MOS Current Mode Logic--differential version of CSL)
Why CSL ? Target : Mixed-Mode Automotive Electronics Design Key aspects : di/dt + Power + Area + Speed Current Steering Logic
CSL – Static Characteristic Vdd=2.5v I=20uA Cload=20fF Design Parameter: R=
CSL – Noise Margin 300mV R >4 Vdd=2.5v I=20uA Cload=20fF
CSL – Dynamic Characteristic Vdd=2.5v I=20uA Cload=20fF
The Effect of Decoupling Capacitance Vdd=3.3v I=10uA R=6 Cload=20fF 1p Cd 10p,100p,1n,10n di/dt There is a Trade off !
Comparison of 16-bit RCA, CSL vs. SCMOS Note: VDD=1.5v The curve of CSL 16-bit RCA was obtained by calculating the real speed F of the circuit, given the different supply current I. • Solution: • power consumption management • power down , sleep transistors, • switching activity improvement • …
Spectrum Analysis of di/dt Power Spectral Analysis of the CMOS 16-bit RCA 150 140 30db decrease 130 120 110 Power 100 90 80 70 5 6 7 8 9 10 10 10 10 10 10 10 Frequency (Hz)
Variants of CMOS inverter Variant 1 Variant 2
The effect of decoupling capacitance • Time domain 100pF 10pF 1nF 1pF 100fF 10fF
The effect of decoupling capacitance Bit rate=100MHz • Frequency domain
CSL D-type Flip-Flop master slave
Comparison of D-FF Spectrum, CSL vs. SCMOS Clock=50MHz 38dB reduction
Intentional clock skew • Principle • Circuit under Simulation
The effect of clock skew on the reduction of di/dt 120ps skew No skew • Time domain
The effect of clock skew on the reduction of di/dt • Frequency domain
Spread Spectrum Clocking ---SSC 1. Frequency modulating(FM) the clock signal with a unique modulating waveform. 2. The total power of the switching noise remains the same. Figure 1. Frequency domain representation at a harmonic of a clock signal with and without SSC Figure 2. Time domain representation of the modulated clock signal Hardin, K.B. Fessler, J.T. Bush, D.R., ” Spread spectrum clock generation for the reduction of radiated emissions”, IEEE International Symposium on Electromagnetic Compatibility, 1994, pp 227-231
Digital Pseudo Random Modulation-PRM Figure 3 Circuit implementation of PRM Figure 4 Timing diagram of PRM
Test circuit Fnominal = 40MHz Fmodulation = 1GHz N=3,M=8 Figure 5 Test circuit under simulation
Comparison of Spectrum Regular Clock Zoom in Spread Spectrum Clock 12dB reduction Promising ... promising Figure 6 Spectrum from 300MHz to 800MHz
