1 / 29

Spartan FPGAs

Spartan FPGAs. Xilinx Spartan FPGA. SRAM-based. Xilinx Spartan FPGA. SRAM-based. Xilinx FPGAs. CLB Architecture. Interconnects. Interconnects. Spartan-6 CLB. SliceM. Slice Architecture. For implementing arbitrary logic For distributed memory Single/dual-port RAM For shift register

dsalley
Download Presentation

Spartan FPGAs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Spartan FPGAs مرتضي صاحب الزماني

  2. Xilinx Spartan FPGA • SRAM-based مرتضي صاحب الزماني

  3. Xilinx Spartan FPGA • SRAM-based مرتضي صاحب الزماني

  4. Xilinx FPGAs مرتضي صاحب الزماني

  5. مرتضي صاحب الزماني

  6. CLB Architecture مرتضي صاحب الزماني

  7. Interconnects مرتضي صاحب الزماني

  8. Interconnects مرتضي صاحب الزماني

  9. Spartan-6 CLB مرتضي صاحب الزماني

  10. SliceM مرتضي صاحب الزماني

  11. Slice Architecture • For implementing arbitrary logic • For distributed memory • Single/dual-port RAM • For shift register • Each slice: 8 FFs/latches مرتضي صاحب الزماني

  12. Memory • Block memories: • One 18 Kb block • Two 9 Kb blocks مرتضي صاحب الزماني

  13. Block Memory Configurations مرتضي صاحب الزماني

  14. Spartan 6 Characteristics مرتضي صاحب الزماني

  15. Memory: Applied Notes • Designer can use distributed or block RAM for memory implementation • If memory width > 16 bits  has to use block RAM • If needs asynchronous read  has to use distributed RAM • But may lead to shortage of LUTs for logic مرتضي صاحب الزماني

  16. DSP Blocks مرتضي صاحب الزماني

  17. DSP Blocks • 18 x 18-bit multiplier • 48-bit accumulator • Can do Multiply-Accumulate (MAC operation) • Registers: for synchronization with clock • Can do pipelining • If need to add two values before multiplication, use pre-adder مرتضي صاحب الزماني

  18. Spartan 6 Characteristics مرتضي صاحب الزماني

  19. IO Blocks • Like many other FPGA chips • Register or not register • High-Z capability and pull-up/down • Slew rate control مرتضي صاحب الزماني

  20. Clock Management Tiles • CMT Blocks • Reduced skew • Jitter removal • Frequency: n . f or n/2 . f (n ∈ [1, 16]) f/n (n ∈ [1, 128]) Phase shift: 45, 90, 135, …, 315 مرتضي صاحب الزماني

  21. Gigabit Transceiver • High-throughput transmit/receive • Pre-emphasis • Equalization • 614 Mb/s to 3.125 Gb/s مرتضي صاحب الزماني

  22. Spartan 6 مرتضي صاحب الزماني

  23. Virtex • Very similar architecture • More hardware resources • 36 Kb Block RAMs • PowerPC in Virtex II-Pro, Virtex-4 and Virtex-5 • ARM Cortex-9 in Zync-7000 مرتضي صاحب الزماني

  24. مرتضي صاحب الزماني

  25. Xilinx CoolRunner • CPLD مرتضي صاحب الزماني

  26. CoolRunner • Functional blocks: • Implement logic functions • AIM (Advanced Interconnect Matrix): • Interconnections between AIMs (and between AIMs and IO blocks) • Configuration in flash memory مرتضي صاحب الزماني

  27. AIM Macrocells مرتضي صاحب الزماني

  28. PLA مرتضي صاحب الزماني

  29. IO Blocks • Buffering • Registering • Open-drain structure • Pull-up resistor • … مرتضي صاحب الزماني

More Related