1 / 16

Figure 5.1 Memory and processing subsystems for MiniMIPS.

1. 2. Figure 5.1 Memory and processing subsystems for MiniMIPS. Figure 5.2 Registers and data sizes in MiniMIPS. Figure 5.3 A typical instruction for MiniMIPS and steps in its execution. 5.2 Instruction Format.

efuru
Download Presentation

Figure 5.1 Memory and processing subsystems for MiniMIPS.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 1

  2. 2

  3. Figure 5.1 Memory and processing subsystems for MiniMIPS. Computer Architecture Parhami

  4. Figure 5.2 Registers and data sizes in MiniMIPS. Computer Architecture Parhami

  5. Figure 5.3 A typical instruction for MiniMIPS and steps in its execution. Computer Architecture Parhami

  6. 5.2 Instruction Format Figure 5.4 MiniMIPS instructions come in only three formats: register (R), immediate (I), and jump (J). Computer Architecture Parhami

  7. 5.3 Simple Arithmetic and Logic Instructions Figure 5.5 The arithmetic instructions add and sub have a format that is common to all two-operand ALU instructions. For these, the fn field specifies the arithmetic/logic operation to be performed. Computer Architecture Parhami

  8. What are the machine code for: andi $t0,$s0,61 ori $t0,$s0,61 xori $t0,$s0,61 Figure 5.6 Instructions such as addi allow us to perform an arithmetic or logic operation for which one operand is a small constant. Computer Architecture Parhami

  9. 5.4 Load and Store Instructions Figure 5.7 MiniMIPS lw and sw instructions and their memory addressing convention that allows for simple access to array elements via a base address and an offset (offset = 4i leads us to the ith word). Computer Architecture Parhami

  10. Figure 5.8 The lui instruction allows us to load an arbitrary 16-bit value into the upper half of a register while setting its lower half to 0s. Computer Architecture Parhami

  11. 5.5 Jump and Branch Instructions Figure 5.9 The jump instruction j of MiniMIPS is a J-type instruction which is shown along with how its effective target address is obtained.The jump register (jr) instruction is R-type, with its specified register often being $ra. Computer Architecture Parhami

  12. Figure 5.10 Conditional branch(bltz, beq, bne) and comparison (slt, slti) instructions of MiniMIPS. Computer Architecture Parhami

  13. Computer Architecture Parhami

  14. 5.6 Addressing Mode –how to obtain operand’s address Figure 5.11 Schematic representation of addressing modes in MiniMIPS. Computer Architecture Parhami

  15. Table 5.1 The 20 MiniMIPS instructions covered in Chapter 5. Computer Architecture Parhami

  16. Finding Maximum from a list Computer Architecture Parhami

More Related