1 / 10

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 3 Nam Pham Van. Change of coefficient. Reduce an addition to one shift operation On FPGA no noticeable influence On VLSI noticeable power reduction. Design assumption. Benchmark:.

emma-harvey
Download Presentation

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design Course and contest Results of Phase 3 Nam Pham Van

  2. Change of coefficient • Reduce an addition to one shift operation • On FPGA no noticeable influence • On VLSI noticeable power reduction

  3. Design assumption Benchmark: • Assumption: • Increase the frequencybetter • Lower the voltage  more effective Metric

  4. Behaviorofthemetric • Metric is better with lower voltage

  5. Comparison of different adders

  6. Design & architecture • Brent Kung adder (a parallel prefix adder): • Minimum number of nodes (implies minimum area) • Efficient • Suitable for VLSI • Implemented version: • 10 bit • 11 bit • 16 bit

  7. Filter response

  8. Results of ASIC design • Synopsys Configuration: • Library: • COREHVTtyp10V • Vdd = 1.0 V • Power: • set_max_dynamic_power 0 mW • set_max_leakage_power 0 mW • Compile: • compile_ultra

  9. Future improvements • Dynamic Voltage Scaling (DVS) • Dynamic Frequency Scaling (DFS) • Reducing the parasitic capacitance C • Special low power design e. g. stack-effect • Reduction of unnecessary switching activity

  10. Thank you for your attention!

More Related