1 / 5

MTA BPM Electronics

MTA BPM Electronics. NIM module, 4 inputs, 2 BPMs per board Lock to external RF either 201MHz or 805MHz Single network connection reads out ~ 10 boards 12 bit sampling of IF I and Q waveforms up to 44dB adjustable gain in demodulator chip

floyd
Download Presentation

MTA BPM Electronics

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. MTA BPM Electronics • NIM module, 4 inputs, 2 BPMs per board • Lock to external RF either 201MHz or 805MHz • Single network connection reads out ~ 10 boards • 12 bit sampling of IF I and Q waveforms up to • 44dB adjustable gain in demodulator chip • Diagnostic DAC can drive (via analog switches) each input up to about ¼ full scale (at maximum input gain); also drives FP lemo • 32 MB SDRAM available (e.g. data capture), but not used now • TMS470 micro-controller, programmed in C, handles control and readout • WIZnet 1” x 2” daughtercard provides TCP/IP stack (UDP capable) • All signal processing done in Altera Cyclone FPGA • Webpage for current Pbar system http://pbardebuncher.fnal.gov/wja/docs/ap2bpm/

  2. MTA BPM Card Details (2 BPMs/card) 5MHz Cut Off LTC2293 x 4 Quadrature Downconverters 300MHz Cut Off 12 Bit A/D Lo Pass I/Q Dat IN 0 A Ethernet Lo Pass WizNet IIM7010B Balun AD8348 Lo Pass 12 Bit A/D 12 Bit A/D Lo Pass I/Q Dat IN 0 B Lo Pass Balun A AD8348 TMS470 uC Lo Pass 12 Bit A/D D LRF/8 USB Rd Wrt 12 Bit A/D Lo Pass I/Q Dat IN 1 A Lo Pass Balun AD8348 A Lo Pass 12 Bit A/D SD RAM 16Mx16 Cyclone FPGA D 12 Bit A/D Lo Pass I/Q Dat IN 1 B Lo Pass AD8348 Balun RefIn/N I/O Lo Pass 12 Bit A/D LRF/8 402MHz ±Df LO 50% Duty Cycle ¸4 SysClk Sync I/O ¸N Ref In RJ-45 2/4/8/16 Divider Ref Sdat I/O AD9952 DDS 790-830 MHz VCO Ø Det ¸2 Spare I/O Err Amp FB

  3. Remaining Issues • Input connector options • SMA or SMB with patch panel • N-type – plug heliax directly in • Readout and Synchronization • Open Access Client (OAC) exists • Acts like ACNET front-end and handles all ACNET protocols (Readings, Settings, Data logging, FTP, etc) • Can’t guarantee 15Hz rate to synchronize with Linac Controls • Plan to implement necessary ACNET protocol for boards to respond at 15Hz to synchronize with other Linac devices like bpms in Linac Control System • Several options for how to do this • Can proto-type and test with an existing board • Speed of hardware should not be an issue • Only require 80 bytes of data per pulse • Hardware capable of more than 2MB/s • Beam Pulse Length from 2ms to 50ms in 1ms steps?

  4. Purchasing Boards • Approximately $800 per board • $12k for 15 Boards • No leadtime issues expected • If we want N-type connectors need to order right away

More Related