1 / 11

Seminario sulle logiche programmabili

Seminario sulle logiche programmabili. Argomenti trattati. Introduzione alle logiche programmabili. architettura delle logiche programmabili (Strati X -device). Esempio pratico. Prodotto Matrice x matrice fpga - based

hilda
Download Presentation

Seminario sulle logiche programmabili

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Seminario sulle logiche programmabili

  2. Argomenti trattati Introduzione alle logiche programmabili • architettura delle logiche programmabili (StratiX-device) Esempio pratico • Prodotto Matrice x matrice fpga - based • Implementazione del prodotto matrice x matrice ………nell’ambiente di sviluppo quartusII Applicazione • Breve descrizione del sistema visyr • Demo

  3. Stratix Device Speed Grades Pin (input-output) SIZE KLaBs Device Family

  4. Stratix Architecture DSP Blocks TriMatrix Memory Logic Array Blocks (LABs)

  5. Registro Logica Combinatoria (4 input 1 output) Interconnessioni con i lab adiacenti Logic Array Blocks (LABs) E L E M E N T s L O G I C

  6. TriMatrix Memory

  7. Digital Signal Processing Block FIR Filter Circuit

  8. Clock Management Circuitry

  9. Stratix Devices & Nios II Family of Embedded Processors Nios II Processors for I/O Processing Nios II Processors: Complete SOPC Solution Interrupt controllers Direct memory access (DMA) Parallel I/O blocks Serial interfaces Memory interfaces Implementing complex state machines Performing I/O and data-processing tasks Configuring FPGAs remotely Accelerating digital signal processing (DSP) algorithms

  10. Prodotto Matrice x Matrice basato su logiche programmabili

  11. 1a 1b 1c 1d 2a 2b 2c 2d 3a 3b 3c 3d 1e 1f 1g 1h 2e 2f 2g 2h Matrice di input Matrice nota Matrice Risultati a b c d g h f e Componenti HW Moltiplicatore 3x3 + Albero di somma Martice Input ------ FIFO doppia porta Matrice dei Pesi ------- ROM Shift Register (profondità 12 elementi) Albero di somma a 3 ingressi Matrice Risultati --- RAM doppia porta

More Related